- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375872 > FPD85308 (National Semiconductor Corporation) Panel Timing Controller PDF資料下載
參數(shù)資料
| 型號： | FPD85308 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Panel Timing Controller |
| 中文描述： | 小組定時控制器 |
| 文件頁數(shù)： | 13/31頁 |
| 文件大?。?/td> | 474K |
| 代理商： | FPD85308 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
Functional Description
(Continued)
TABLE 2. FPD85308 Programmable Register Definition
(Continued)
Control
Registers
Output
Enable/Polarity
Control
EEPROM
Address
DB
The control registers provide mode setting information to the input and output interfaces.
[0]
[1]
[2]
[3]
[4]
[5]
[7:6]
OCLK Enable (1-On, 0-TRI-STATE)
OCLK Polarity (1-Per Datasheet, 0-Inverted)
ECLK Enable (1-On, 0-TRI-STATE)
ECLK Polarity (1-Per Datasheet, 0-Inverted)
ORGB/OSP/OPOL Enable (1-On, 0-TRI-STATE)
ERGB/ESP/EPOL Enable (1-On, 0-TRI-STATE)
OSP/ESP Control
[7,6] Output
0,0 Lowest Drive
0,1 ..
1,0 ..
1,1 Highest Drive
OCLK Control
ECLK Control
ORGB/OPOL Control
ERGB/EPOL Control
[A,B]
Output
0,0
Lowest Drive
0,1
..
1,0
..
1,1
Highest Drive
= # Data/CD
This number defines how many contiguous pixels are output on the odd and even data
channels for the single port CD interface. CD sizes of up to 128 pixel (384 channel) are
supported. A minimum value of 20H must be programmed regardless of CD interface
used.
Fix Vertical
“0” = Vertical position dependent on first ENAB from VSYNC
“1” = Vertical position dependent on Vertical Backporch Register
Fix Horizontal
“0” = Horizontal position dependent on ENAB
“1” = Horizontal position dependent on Horizontal Backporch Register
*See Table 1 for valid mode combinations.
Must be “0”
Enable/Disable Virtual 8-bit (8-bit input only)
“0” = Virtual 8-bit enabled (FRC)
“1” = Virtual 8-bit disabled (Truncate LSBs)
Eight/Six Bit Video
“0” = Six Bit Video
“1” = Eight Bit Video
Power-up Delay (TEST2 must be “0”)
“00” = Outputs active after second VSYNC
“01” = Outputs active after third VSYNC
“10” = Outputs active after fourth VSYNC
“11” = Outputs active after fifth VSYNC
White Data Generation
“0” = No white data generation
“1” = Enables white data generation during vertical blanking
Output Drive
Control
D4
[1:0]
[3:2]
[5:4]
[7:6]
CD Size
D5
[7:0]
Input Format
Control
D6
[0]
[1]
[2]
[3]
[4]
[6:5]
[7]
F
www.national.com
13
相關PDF資料 |
PDF描述 |
|---|---|
| FPD85310VJD | Panel Timing Controller |
| FPD85310 | Panel Timing Controller |
| FPD87208AXAVS | +2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs |
| FPD87208 | +2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs |
| FPD87310 | Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FPD85310 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Panel Timing Controller |
| FPD85310VJD | 功能描述:IC CTRLR PANEL TIMING 100-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| FPD87208 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:+2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs |
| FPD87208AXAVS | 制造商:Rochester Electronics LLC 功能描述:2.5V XGA/WXGA TIMING CONTROLER - Bulk |
| FPD87310 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link |
發(fā)布緊急采購，3分鐘左右您將得到回復。