- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67505 > FMS9875KGC140X (FAIRCHILD SEMICONDUCTOR CORP) 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | FMS9875KGC140X |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁數(shù)： | 8/31頁 |
| 文件大?。?/td> | 517K |
| 代理商： | FMS9875KGC140X |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
PRODUCT SPECIFICATION
FMS9875
16
REV. 1.2.15 1/14/02
Timing and Control
Timing and Control logic encompasses the PLL, Timing
Generator and Sync Stripper.
Phase Locked Loop
Two clock types originate in the PLL:
1.
Data clocks DCK and DCK.
2.
Internal sampling clock SCK.
DCK and DCK are used to strobe data from the FMS9875 to
following digital circuits. SCK is the ADC sample clock
which has adjustable phase controlled through the PHASE
register. DCK and DCK are phase aligned with SCK.
Reference for the PLL is the horizontal sync input, HSIN
with polarity selected by the HSPOL bit.
Frequency of the HSIN input is multiplied by the value PLLN
+ 1 derived from the PLLN11-4 and PLLN3-0 registers. PLLN
+ 1 should equal the number of pixels per horizontal line
including active and blanked sections. Typically blanking is
20–30% of active pixels. Divide ratios from 2–4095 are
supported. SCK, DCK and DCK run at a rate PLLN + 1
times the HSIN frequency.
The PLL consists of a phase comparator, charge pump VCO
and
÷N counter, with the charge pump connected through the
LPF pin to an external lter. These elements must be pro-
grammed to match the incoming video source to be captured.
Values of IPUMP and FVCO for common video standards
timing are shown in Table 7. Timing of many computer video
outputs does not comply with VESA recommendations.
PLLN should be optimized to avoid vertical noise bars on the
displayed image.
Modes marked 2X are 2X-oversampled modes where the
number of samples per horizontal line is doubled. To select
this mode, the Phase-locked Loop Divide Ratio value must
changed from PLL1x to:
HSIN
/N
i
o
Phase
Detector
Charge
Pump
VCO
KV
Sub-
divider
SCK
(DCK)
IP
C1
C2
VZ
VDDP
Divider
Θ
o
Θ
R
PLL
2x
2
PLL
1x
1
+
()
1
–
=
Notes:
1. VESA Monitor Timing Standards and Guidelines, September 17, 1998 and others.
2. Frame refresh rate is twice the field refresh rate for interlace (i) formats and equal to the field rate for progressive (p) formats.
3. When SUBDIV1-0 = 2, VCO runs at 2x sample rate.
Table 7. Recommended IPUMP and FVCO values for Standard Display Formats
Standard
Test
Rank
Resolution
Refresh
Rate
Horizontal
Frequency
Sample Rate FVCO1-0
IPUMP2-0 SUBDIV1-0
NTSC-601
C
720 x 483i (1X)
30 Hz
15.734 kHz
13.5 MHz
00
101
2
PAL-601
C
720 x 583i (1X)
25 Hz
15.625 kHz
13.5 MHz
00
101
NTSC-601
C
720 x 483i (2X)
30 Hz
15.734 kHz
27 MHz
00
101
1
PAL-601
C
720 x 583i (2X)
25 Hz
15.625 kHz
27 MHz
00
101
SMPTE 293M
C
720 x 483p
60 Hz
31.4685 kHz
27 MHz
00
111
2
SMPTE 296M
C
1280 x 720p
60 Hz
45.00 kHz
74.25 MHz
01
111
1
SMPTE 274M
C
1920 x 1080i
30 Hz
33.750 kHz
74.25 MHz
01
111
VGA
C
640 X 480
60 Hz
75 Hz
85 Hz
31.5 kHz
37.5 kHz
43.3 kHz
25.175 MHz
31.500 MHz
36.000 MHz
01
110
2
SVGA
C
CT
800 X 600
60 Hz
75 Hz
85 Hz
37.9 kHz
46.9 kHz
53.7 kHz
40.000 MHz
49.500 MHz
56.250 MHz
01
110
1
XGA
C
1024 X 768
60 Hz
75 Hz
85 Hz
48.4 kHz
60.0 kHz
68.3 kHz
65.000 MHz
78.750 MHz
94.500 MHz
10
11
110
1
SXGA
C
CT
1280 X 1024
60 Hz
72 Hz
75 Hz
64.0 kHz
78.1 kHz
80.0 kHz
108.000 MHz
135.000 MHz
11
110
111
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FN3410-10-44 | 500 V, 50 HZ, THREE PHASE EMI FILTER |
| FN3410-110-35 | 500 V, 50 HZ, THREE PHASE EMI FILTER |
| FN3410-13-44 | 500 V, 50 HZ, THREE PHASE EMI FILTER |
| FN3410-150-40 | 500 V, 50 HZ, THREE PHASE EMI FILTER |
| FN3410-16-44 | 500 V, 50 HZ, THREE PHASE EMI FILTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMS9875KWC | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FMS9884A | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:3x8-Bit, 108/140/175 Ms/s Triple Video A/D Converter with Clamps |
| FMS9884AKAC100 | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 MQFP RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| FMS9884AKAC140 | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 MQFP RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| FMS9884AKAC175 | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 MQFP RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。