參數(shù)資料
型號(hào)： FMS9875KGC100X
廠商： FAIRCHILD SEMICONDUCTOR CORP
元件分類(lèi)： ADC
英文描述： 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100
封裝： MQFP-100
文件頁(yè)數(shù)： 26/31頁(yè)
文件大?。?/td> 517K
代理商： FMS9875KGC100X
PRODUCT SPECIFICATION
FMS9875
4
REV. 1.2.15 1/14/02
Pin Descriptions
Pin Name
Pin No.
Type/Value
Pin Function Description
Converter Channels
YGIN, BPIN, RPIN
3, 9, 15
Input
Analog Inputs. RGB or YPBPR.
YGREF, BPREF,
RPREF
4, 10, 16
Input
Clamp Reference Inputs. Voltage reference inputs for YG, BP and
RP clamps.
DYG7-0
76–83
Output
Luminance/Green Channel Data Output.
DPB7-0
63–70
Output
PB/Blue Channel Data Output.
DPR7-0
51–58
Output
PR/Red Channel Data Output.
Timing Generator
CLAMP
21
Input
External Clamp Input.
INVSCK
20
Input
Invert Sampling Clock. Inverts SCK, the internal clock sampling the
analog inputs. Supports Alternate Pixel Sampling mode for capture
pixel rates up to 216Ms/s.
XCK
34
Input
External Clock input. Enabled if register bit, XCKSEL = H.
Replaces PXCK clock generated by PLL. If unused, connect to
ground through a 10k
resistor.
DCK
86
Output
Output Data Clock. Clock for strobing output data to external logic.
DCK
87
Output
Output Data Clock Inverted. Inverted clock for strobing output data
to external logic.
HSOUT
88
Output
Horizontal Sync Output. Reconstructed HSYNC delayed by
FMS9875 latency with leading edge synchronized to start of data
output. Polarity is always active HIGH.
Phase Locked Loop
HSIN
30
Schmitt
Horizontal Sync input. Schmitt trigger threshold is 1.5V. A 5V
source should be clamped at 3.3V or current limited, to prevent
overdriving ESD protection diodes.
COAST
31
Input
PLL COAST. Extraneous or missing horizontal sync pulses can be
ignored by asserting the COAST input. With COAST asserted, the
HSIN signal is ignored by the PLL without affecting PXCK and the
derived clocks: SCK, DCK and DCK. With register bit, COASTPOL = 1:
COAST = L: PLL locked to HSIN.
COAST = H: PLL VCO input floats with HSIN disregarded
COAST polarity may be inverted using the COASTPOL register bit.
LPF
35
Passive
PLL Low Pass Filter. Connect recommended PLL filter to LPF pin.
(see Schematic, PLL Filter)
Sync Stripper
ACSIN
2
Analog Composite Sync Input. Input to sync stripper with 150mV
threshold.
DCSOUT
89
Digital Composite Sync Output. Output from sync stripper.
Control
SDA
22
Bi-directional Serial Port Data. Bi-directional data (I2C/SMBUS).
SCL
23
Input
Serial Port Clock. Clock input (I2C/SMBUS).
A0
24
Input
Address bit 0. Lower bit of serial port address.
A1
25
Input
Address bit 1. Upper bit of serial port address.
PWRDN
96
Input
Power Down/Output Control. Powers down the FMS9875 with
outputs high impedance.
相關(guān)PDF資料
PDF描述
FMS9875KGC140 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100
FMS9875KGC140X 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100
FN3410-10-44 500 V, 50 HZ, THREE PHASE EMI FILTER
FN3410-110-35 500 V, 50 HZ, THREE PHASE EMI FILTER
FN3410-13-44 500 V, 50 HZ, THREE PHASE EMI FILTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FMS9875KGC140 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:
FMS9875KGC140X 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:
FMS9875KWC 制造商:Fairchild Semiconductor Corporation 功能描述:
FMS9884A 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:3x8-Bit, 108/140/175 Ms/s Triple Video A/D Converter with Clamps
FMS9884AKAC100 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 MQFP RoHS:否 制造商:Texas Instruments 輸入信號(hào)類(lèi)型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類(lèi)型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*