參數(shù)資料
型號(hào): FLEX10KA
廠商: Altera Corporation
英文描述: Embedded Programmable Logic Family
中文描述: 嵌入式可編程邏輯系列
文件頁(yè)數(shù): 39/114頁(yè)
文件大小: 1422K
代理商: FLEX10KA
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
Altera Corporation
39
FLEX 10K Embedded Programmable Logic Family Data Sheet
Table 13 shows the timing parameters and values for FLEX 10K devices.
Generic Testing
Each FLEX 10K device is functionally tested. Complete testing of each
configurable SRAM bit and all logic functionality ensures 100
%
yield.
AC test measurements for FLEX 10K devices are made under conditions
equivalent to those shown in Figure 18. Multiple test patterns can be used
to configure devices during all stages of the production flow.
Figure 18. FLEX 10K AC Test Conditions
Table 13. JTAG Timing Parameters & Values
Symbol
Parameter
Min
Max
Unit
t
JCP
t
JCH
t
JCL
t
JPSU
t
JPH
t
JPCO
t
JPZX
t
JPXZ
t
JSSU
t
JSH
t
JSCO
t
JSZX
t
JSXZ
TCK
clock period
100
ns
TCK
clock high time
50
ns
TCK
clock low time
50
ns
JTAG port setup time
20
ns
JTAG port hold time
45
ns
JTAG port clock to output
25
ns
JTAG port high impedance to valid output
25
ns
JTAG port valid output to high impedance
25
ns
Capture register setup time
20
ns
Capture register hold time
45
ns
Update register clock to output
35
ns
Update register high-impedance to valid output
35
ns
Update register valid output to high impedance
35
ns
VCC
to Test
System
C1 (includes
JIG capacitance)
Device input
rise and fall
times < 3 ns
464
(703
)
[521
]
Device
Output
250
(8.06 k
)
[481
]
Power supply transients can affect AC
measurements. Simultaneous transitions of
multiple outputs should be avoided for
accurate measurement. Threshold tests must
not be performed under AC conditions.
Large-amplitude, fast-ground-current
transients normally occur as the device
outputs discharge the load capacitances.
When these transients flow through the
parasitic inductance between the device
ground pin and the test system ground,
significant reductions in observable noise
immunity can result. Numbers in parentheses
are for 3.3-V devices or outputs. Numbers
in brackets are for 2.5-V devices or outputs.
相關(guān)PDF資料
PDF描述
FLEX10KE Embedded Programmable Logic Family
FLEX6000 Programmable Logic Device Family
FLEX8000 PROGRAMMABLE LOGIC DEVICES FAMILY
FLL120MK L-Band Medium & High Power GaAs FET
FLL200IB-1 L-Band Medium & High Power GaAs FET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FLEX10KE 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Embedded Programmable Logic Device
FLEX110 功能描述:開發(fā)板和工具包 - PIC / DSPIC Multibus Pack RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
FLEX111 功能描述:開發(fā)板和工具包 - PIC / DSPIC Fasttrack suite RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
FLEX112 功能描述:開發(fā)板和工具包 - PIC / DSPIC Demo2 Pack RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
FLEX113 功能描述:開發(fā)板和工具包 - 無(wú)線 Mini Kit RoHS:否 制造商:Arduino 產(chǎn)品:Evaluation Boards 工具用于評(píng)估:AT32UC3L 核心:AVR32 頻率: 接口類型:USB 工作電源電壓:5 V