- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370155 > FBL2031BB (NXP SEMICONDUCTORS) 9-bit BTL 3.3V latched/registered/pass-thru Futurebus transceiver PDF資料下載
參數(shù)資料
| 型號： | FBL2031BB |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 9-bit BTL 3.3V latched/registered/pass-thru Futurebus transceiver |
| 中文描述： | FBL SERIES, 9-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQFP52 |
| 封裝： | SOT-379, 52 PIN |
| 文件頁數(shù)： | 11/16頁 |
| 文件大?。?/td> | 165K |
| 代理商： | FBL2031BB |
Philips Semiconductors
Product specification
FBL2031
9-bit BTL 3.3V latched/registered/pass-thru
Futurebus+ transceiver
2000 Apr 18
11
AC ELECTRICAL CHARACTERISTICS
A TO B 16.5
LOAD SPECIFICATIONS
T
amb
= +25
°
C,
CC
= 3.3V,
MIN
TYP
MAX
SYMBOL
PARAMETER
TEST
CONDITION
T
amb
= –40 to +85
°
C,
CC
= 3.3V
±
10%,
MIN
UNIT
MAX
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
TLH
t
THL
Propagation delay (thru latch)
An to Bn
Propagation delay (transparent latch)
An to Bn
Propagation delay
LCAB to Bn (latch)
Propagation delay
LCAB to Bn (register)
Propagation delay
SEL0 or SEL1 to Bn (inverting)
Propagation delay
SEL0 or SEL1 to Bn (non-inverting)
Waveform 1, 2
1.4
1.2
1.8
2.0
8.6
8.0
2.2
2.3
2.6
1.4
2.2
2.3
1.8
1.7
2.7
2.4
3.0
3.2
11.4
10.6
3.5
3.7
4.5
4.4
4.5
4.0
3.1
2.9
3.9
3.6
4.2
4.7
14.2
13.3
4.8
5.1
6.7
7.7
6.9
5.8
4.4
4.2
1.0
1.0
1.0
1.4
6.5
6.4
1.2
1.7
1.5
1.1
1.4
1.5
1.0
1.0
1.2
0.4
5.0
4.0
5.6
5.5
17.5
16.1
6.1
5.9
8.1
8.4
8.2
6.9
5.8
6.0
3.0
1.5
ns
Waveform 1, 2
ns
Waveform 1, 2
ns
Waveform 1, 2
ns
Waveform 1, 2
ns
Waveform 1, 2
ns
OEB0 to Bn
Waveform 1, 2
ns
Output transition time, Bn Port
(1.3V to 1.8V)
Output to output skew for multiple
channels
1
Pulse skew
2
t
PHL
– t
PLH
MAX
Test Circuit and
Waveforms
ns
t
SK
(o)
Waveform 3
0.5
1.0
2.0
ns
t
SK
(p)
Waveform 2
0.5
1.0
1.5
ns
NOTES:
1.
t
actual – t
actual
for any data input to output path compared to any other data input to output path where N and M are either LH or
HL. Skew times are valid only under same test conditions (temperature, V
CC
, loading, etc.). t
SK
(0) compares t
PLH
on a given path to t
PLH
on any other path or compares t
PHL
on a given path to t
PHL
on any other path.
2. t
SK
(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal
duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).
相關PDF資料 |
PDF描述 |
|---|---|
| FBL2033 | 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver |
| FBL2033BB | 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver |
| FBL2040 | 3.3V BTL8-bit TTL to BTL transceiver |
| FBL2040BB | 3.3V BTL8-bit TTL to BTL transceiver |
| FBL2041 | 3.3V BTL 7-bit Futurebus transceiver standard A-port |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FBL2031BB-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9-Bit Bus Transceiver |
| FBL2033 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3.3V BTL 8-bit latched/registered/pass-thru universal transceiver |
| FBL2033BB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3.3V BTL 8-bit latched/registered/pass-thru Futurebus universal interface transceiver |
| FBL2040 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3.3V BTL8-bit TTL to BTL transceiver |
| FBL2040BB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3.3V BTL8-bit TTL to BTL transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。