- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15844 > F350-COMPASS-RD (Silicon Laboratories Inc)KIT REFERENCE DESIGN DGTL COMPSS PDF資料下載
參數(shù)資料
| 型號： | F350-COMPASS-RD |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 8/234頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT REFERENCE DESIGN DGTL COMPSS |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | DSiT™ |
| 傳感器類型： | 磁性，數(shù)字式羅盤 |
| 接口： | USB |
| 嵌入式： | 是，MCU，8 位 |
| 已供物品： | 板，電池，線纜，CD |
| 已用 IC / 零件： | C8051F350 |
| 相關(guān)產(chǎn)品： | C8051F350-GQR-ND - IC 8051 MCU 8K FLASH 32LQFP 336-1270-ND - IC 8051 MCU 8K FLASH 32LQFP |
| 其它名稱： | 336-1165 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁
Rev. 1.1
105
C8051F350/1/2/3
12. Interrupt Handler
The C8051F35x family includes an extended interrupt system supporting a total of 12 interrupt sources
with two priority levels. The allocation of interrupt sources between on-chip peripherals and external input
pins varies according to the specific version of the device. Each interrupt source has one or more associ-
ated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid inter-
rupt condition, the associated interrupt-pending flag is set to logic 1.
If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is
set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a prede-
termined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI
instruction, which returns program execution to the next instruction that would have been executed if the
interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the
hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regard-
less of the interrupt's enable/disable state.)
Each interrupt source can be individually enabled or disabled through the use of an associated interrupt
enable bit in the Interrupt Enable and Extended Interrupt Enable SFRs. However, interrupts must first be
globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recog-
nized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-
enable settings. Note that interrupts which occur when the EA bit is set to logic 0 will be held in a pending
state, and will not be serviced until the EA bit is set back to logic 1.
Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR.
However, most are not cleared by the hardware and must be cleared by software before returning from the
ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI)
instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after
the completion of the next instruction.
12.1. MCU Interrupt Sources and Vectors
The MCUs support 12 interrupt sources. Software can simulate an interrupt by setting any interrupt-pend-
ing flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU
will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associ-
ated vector addresses, priority order and control bits are summarized in Table 12.1 on page 106. Refer to
the datasheet section associated with a particular on-chip peripheral for information regarding valid inter-
rupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).
12.2. Interrupt Priorities
Each interrupt source can be individually programmed to one of two priority levels: low or high. A low prior-
ity interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be
preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP1) used to configure
its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with
the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is
used to arbitrate, given in Table 12.1.
12.3. Interrupt Latency
Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are
sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5
system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the
ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RP10-483.3SEW/P/M2 | CONV DC/DC 10W 18-75VIN 3.3VOUT |
| GEC25DRTN-S734 | CONN EDGECARD 50POS DIP .100 SLD |
| MAX6440UTBJTD7+T | IC BATTERY MON SNGL SOT23-6 |
| RP10-483.3SEW/N/M2 | CONV DC/DC 10W 18-75VIN 3.3VOUT |
| GEC25DRTH-S734 | CONN EDGECARD 50POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| F-350XP | 功能描述:電源變壓器 24V CT .18A XFORMER RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| F35100300A000G | 制造商:SL Power Electronics 功能描述:AC/DC PS SGL-OUT 10V 0.3A 3W - Bulk 制造商:SL POWER ELECTRONICS INC.- AULT 功能描述:Plug-In Adapter Single-OUT 10V 0.3A 3W |
| F35-100300-A000G | 制造商:SLPOWER 制造商全稱:SL Power Electronics 功能描述:F35 UK Wall Mount 1-3 Watts Series |
| F35110273A000G | 制造商:SL Power Electronics 功能描述:AC/DC PS SGL-OUT 11V 0.3A 3W - Bulk 制造商:SL POWER ELECTRONICS INC.- AULT 功能描述:Plug-In Adapter Single-OUT 11V 0.3A 3W |
| F35-110273-A000G | 制造商:SLPOWER 制造商全稱:SL Power Electronics 功能描述:F35 UK Wall Mount 1-3 Watts Series |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。