參數(shù)資料
型號(hào): EVAL-AD7940CBZ
廠商: Analog Devices Inc
文件頁數(shù): 9/20頁
文件大?。?/td> 0K
描述: BOARD EVALUATION AD7940
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 14
采樣率(每秒): 100k
數(shù)據(jù)接口: 串行
輸入范圍: 0 ~ Vdd
在以下條件下的電源(標(biāo)準(zhǔn)): 17mW @ 100kSPS & 5V
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7940
已供物品:
相關(guān)產(chǎn)品: AD7940BRJZ-REEL7DKR-ND - IC ADC 14BIT 100KSPS SOT-23-6
AD7940BRJZ-REEL7CT-ND - IC ADC 14BIT 100KSPS SOT-23-6
AD7940BRJZ-REEL7TR-ND - IC ADC 14BIT 100KSPS SOT-23-6
AD7940BRM-ND - IC ADC 14BIT UNIPOLAR 8-MSOP
AD7940BRM-REEL7TR-ND - IC ADC 14BIT UNIPOLAR 8-MSOP
AD7940
Rev. A | Page 17 of 20
MICROPROCESSOR INTERFACING
The serial interface on the AD7940 allows the part to be directly
connected to a range of many different microprocessors. This
section explains how to interface the AD7940 with some of the
more common microcontroller and DSP serial interface
protocols.
AD7940 TO TMS320C541
The serial interface on the TMS320C541 uses a continuous
serial clock and frame synchronization signals to synchronize
the data transfer operations with peripheral devices such as the
AD7940. The CS input allows easy interfacing between the
TMS320C541 and the AD7940 with no glue logic required. The
serial port of the TMS320C541 is set up to operate in burst
mode with internal CLKX (TX serial clock) and FSX (TX frame
sync). The serial port control register (SPC) must have the
following setup:
FO = 0
FSM = 1
MCM = 1
TXM = 1
The format bit, FO, must be set to 1 to set the word length to
8 bits, in order to implement the power-down mode on the
AD7940. The connection diagram is shown in Figure 21. It
should be noted that for signal processing applications, it is
imperative that the frame synchronization signal from the
TMS320C541 provide equidistant sampling.
03305-0-014
AD7940*
TMS320C541*
*ADDITIONAL PINS OMITTED FOR CLARITY
SDATA
DR
CS
FSX
FSR
SCLK
CLKX
CLKR
Figure 21. Interfacing to the TMS320C541
AD7940 TO ADSP-218x
The ADSP-218x family of DSPs can be interfaced directly to the
AD7940 with no glue logic required. The SPORT control regis-
ter should be set up as follows:
TFSW = RFSW = 1, Alternate Framing
INVRFS = INVTFS = 1, Active Low Frame Signal
DTYPE = 00, Right Justify Data
SLEN = 1111, 16-Bit Data-Words
ISCLK = 1, Internal Serial Clock
TFSR = RFSR = 0, Frame First Word
IRFS = 0
ITFS = 1
To implement power-down mode, SLEN should be set to 0111
to issue an 8-bit SCLK burst.
The connection diagram is shown in Figure 22. The ADSP-218x
has the TFS and RFS of the SPORT tied together, with TFS set
as an output and RFS set as an input. The DSP operates in
alternate framing mode, and the SPORT control register is set
up as described. The frame synchronization signal generated on
the TFS is tied to CS, and, as with all signal processing
applications, equidistant sampling is necessary. In this example,
the timer interrupt is used to control the sampling rate of the
ADC.
03305-0-015
SCLK
AD7940*
SDATA
CS
ADSP-218x*
SCLK
*ADDITIONAL PINS OMITTED FOR CLARITY
DR
RFS
TFS
Figure 22. Interfacing to the ADSP-218x
The timer register is loaded with a value that provides an
interrupt at the required sample interval. When an interrupt is
received, the values in the transmit autobuffer start to be
transmitted and TFS is generated. The TFS is used to control
the
RFS and, therefore, the reading of data. The data is stored in the
receive autobuffer for processing or to be shifted later. The
frequency of the serial clock is set in the SCLKDIV register.
When the instruction to transmit with TFS is given, i.e., TX0 =
AX0, the state of the SCLK is checked. The DSP waits until the
SCLK has gone high, low, and high before transmission will
start. If the timer and SCLK values are chosen such that the
instruction to transmit occurs on or near the rising edge of
SCLK, the data may be transmitted, or it may wait until the next
clock edge.
相關(guān)PDF資料
PDF描述
SDR0503-822JL INDUCTOR POWER 8200UH 5% SMD
VI-B20-EY CONVERTER MOD DC/DC 5V 50W
VE-B1F-EY CONVERTER MOD DC/DC 72V 50W
VE-B1D-EY CONVERTER MOD DC/DC 85V 50W
VE-B1B-EY CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7942CB 功能描述:BOARD EVALUATION FOR AD7942 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7942SDZ 功能描述:BOARD EVAL FOR AD7942 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7944EBZ 功能描述:BOARD EVAL FOR AD7944 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7946CBZ 功能描述:BOARD EVALUATION FOR AD7946 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7946SDZ 功能描述:BOARD EVAL FOR AD7946 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件