- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17053 > EVAL-AD7940CBZ (Analog Devices Inc)BOARD EVALUATION AD7940 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7940CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION AD7940 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 0 ~ Vdd |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 17mW @ 100kSPS & 5V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7940 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7940BRJZ-REEL7DKR-ND - IC ADC 14BIT 100KSPS SOT-23-6 AD7940BRJZ-REEL7CT-ND - IC ADC 14BIT 100KSPS SOT-23-6 AD7940BRJZ-REEL7TR-ND - IC ADC 14BIT 100KSPS SOT-23-6 AD7940BRM-ND - IC ADC 14BIT UNIPOLAR 8-MSOP AD7940BRM-REEL7TR-ND - IC ADC 14BIT UNIPOLAR 8-MSOP |
AD7940
Rev. A | Page 16 of 20
SERIAL INTERFACE
Figure 20 shows the detailed timing diagram for serial
interfacing to the AD7940. The serial clock provides the
conversion clock and also controls the transfer of information
from the AD7940 during conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode,
takes the bus out of three-state, and samples the analog input.
The conversion is also initiated at this point and will require at
least 16 SCLK cycles to complete. Once 15 SCLK falling edges
have elapsed, the track-and-hold will go back into track mode
on the next SCLK rising edge as shown in Figure 20 at Point B.
On the 16th SCLK falling edge, the SDATA line will go back
into three-state. If the rising edge of CS occurs before 16 SCLKs
have elapsed, the conversion will be terminated and the SDATA
line will go back into three-state; otherwise SDATA returns to
three-state on the 16th SCLK falling edge as shown in Figure 20.
Sixteen serial clock cycles are required to perform the
conversion process and to access data from the AD7940. CS
going low provides the first leading zero to be read in by the
microcontroller or DSP. The remaining data is then clocked out
by subsequent SCLK falling edges beginning with the second
leading zero, thus the first falling clock edge on the serial clock
has the first leading zero provided and also clocks out the
second leading zero. The data transfer will consist of two
leading zeros followed by the 14 bits of data. The final bit in the
data transfer is valid on the 16th falling edge, having been
clocked out on the previous (15th) falling edge.
It is also possible to take valid data on each SCLK rising edge
rather than falling edge, since the SCLK cycle time is long
enough to ensure the data is ready on the rising edge of SCLK.
However, the first leading zero will still be driven by the CS
falling edge, and so it can be taken only on the first SCLK
falling edge. It may be ignored, and the first rising edge of SCLK
after the CS falling edge would have the second leading zero
provided and the 15th rising SCLK edge would have DB0
provided. This method may not work with most
microcontrollers/DSPs, but could possibly be used with FPGAs
and ASICs.
03305-0-013
t4
tCONVERT
2 LEADING ZEROS
3-STATE
B
SCLK
1
2
3
4
5
13
14
15
16
SDATA
0
ZERO
DB13
DB12
DB11
DB10
DB2
DB1
DB0
CS
t2
t3
t6
t7
t5
t8
tQUIET
Figure 20. AD7940 Serial Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SDR0503-822JL | INDUCTOR POWER 8200UH 5% SMD |
| VI-B20-EY | CONVERTER MOD DC/DC 5V 50W |
| VE-B1F-EY | CONVERTER MOD DC/DC 72V 50W |
| VE-B1D-EY | CONVERTER MOD DC/DC 85V 50W |
| VE-B1B-EY | CONVERTER MOD DC/DC 95V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7942CB | 功能描述:BOARD EVALUATION FOR AD7942 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7942SDZ | 功能描述:BOARD EVAL FOR AD7942 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7944EBZ | 功能描述:BOARD EVAL FOR AD7944 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7946CBZ | 功能描述:BOARD EVALUATION FOR AD7946 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7946SDZ | 功能描述:BOARD EVAL FOR AD7946 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。