參數(shù)資料
型號(hào): EVAL-AD7858CB
廠商: Analog Devices, Inc.
英文描述: 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
中文描述: 3 V至5 V單電源,200 kSPS的8通道,12位采樣ADC
文件頁數(shù): 29/32頁
文件大?。?/td> 315K
代理商: EVAL-AD7858CB
AD7858/AD7858L
REV. B
–29–
A typical sequence of events would be to write to the control
register via the DIN line setting a conversion start and at the
same time reading data from the previous conversion on the
DOUT line (both the read and write operations would each be
two 8-bit operations, one 16-bit operation for the 68HC16),
wait for the conversion to be finished (= 4.6
μ
s for AD7858
with 4 MHz CLKIN), and then repeat the sequence. The maxi-
mum serial frequency will be determined by the data access and
hold times of the
μ
Controllers and the AD7858/AD7858L.
AD7858/AD7858L to ADSP-21xx Interface
Figure 39 shows the AD7858/AD7858L interface to the ADSP-
21xx. The ADSP-21xx is the master and the AD7858/AD7858L
is the slave. The AD7858/AD7858L is in Interface Mode 2.
For the ADSP-21xx the bits in the serial port control register
should be set up as TFSR = RFSR = 1 (need a frame sync for
every transfer), SLEN = 15 (16-bit word length), TFSW =
RFSW = 1 (alternate framing mode for transmit and receive
operations), INVRFS = INVTFS = 1 (active low RFS and
TFS), IRFS = 0, ITFS = 1 (External RFS and internal TFS),
and ISCLK = 1 (internal serial clock). The CLKIN and
CONVST
signals can be supplied from the ADSP-21xx or
from an external source. The serial clock from the ADSP-21xx
must be inverted before the SCLK pin of the AD7858/AD7858L.
This SCLK could also be used to drive the CLKIN input of the
AD7858/AD7858L. The BUSY signal indicates when the con-
version is finished and may not be required. The data access
and hold times of the ADSP-21xx and the AD7858/AD7858L
allow for a serial clock of 4 MHz/1.8 MHz at 5 V and 3.3 MHz/
1.8 MHz at 3 V supplies.
ADSP-21xx
CONVST
CLKIN
DOUT
DIN
SYNC
OPTIONAL
4MHz/1.8MHz
BUSY
IRQ
MASTER
SLAVE
TFS
DT
SCK
SCLK
RFS
DR
OPTIONAL
AD7858/AD7858L
Figure 39. ADSP-21xx Interface
AD7858/AD7858L to DSP56000/1/2/L002 Interface
Figure 40 shows the AD7858/AD7858L to DSP56000/1/2/
L002 interface. Here the DSP5600x is the master and the
AD7858 is the slave. The AD7858/AD7858L is in Interface
Mode 2. The DSP56L002 is used when the AD7858/AD7858L
is being operated at 3 V. The setting of the bits in the registers
of the DSP5600x would be for synchronous operation (SYN =
1), internal frame sync (SCD2 = 1), gated internal clock (GCK
= 1, SCKD = 1), 16-bit word length (WL1 = 1, WL0 = 0). Since
a gated clock is used here the SCLK cannot be tied to the CLKIN
of the AD7858/AD7858L. The SCLK from the DSP5600x
must be inverted before it is applied to the AD7858/AD7858L.
Again the data access and hold times of the DSP5600x and
the AD7858/AD7858L allows for a SCLK of 4 MHz/1.8 MHz.
DSP56000/1/2/L002
SRD
CONVST
CLKIN
SCLK
DIN
SYNC
OPTIONAL
BUSY
IRQ
MASTER
SLAVE
OPTIONAL
DOUT
SC2
STD
SCK
4MHz/1.8MHz
AD7858/AD7858L
Figure 40. DSP56000/1/2 Interface
相關(guān)PDF資料
PDF描述
EVAL-AD7859CB 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
EVAL-AD7866CB Dual 1 MSPS, 12-Bit, 2-Channel SAR ADC with Serial Interface
EVAL-AD7877EB Touch Screen Controller
EVAL-AD7887CB +2.7 V to +5.25 V, Micropower, 2-Channel, 125 kSPS, 12-Bit ADC in 8-Lead uSOIC
EVAL-AD7888CB +2.7 V to +5.25 V, Micropower, 8-Channel, 125 kSPS, 12-Bit ADC in 16-Lead TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7858CB4 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
EVAL-AD7859CB 制造商:Analog Devices 功能描述:Evaluation Board For 3V To 5V, 12-Bit 200KSPS, Multi-Channel, Sampling ADC
EVAL-AD7862CB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk
EVAL-AD7863CB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk
EVAL-AD7864-1CB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk