參數(shù)資料
型號: EVAL-AD7718EB
廠商: Analog Devices, Inc.
英文描述: 8-/10-Channel, Low Voltage, Low Power, ADCs
中文描述: 8-/10-Channel,低電壓,低功耗,ADC的
文件頁數(shù): 29/44頁
文件大?。?/td> 339K
代理商: EVAL-AD7718EB
REV. 0
AD7708/AD7718
–29–
AD0C2
AD0C1
AD0C0
RN2
RN1
RN0
ADC Range Bits
Written by the user to select the ADC input range as follows
RN2
RN1
RN0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Selected ADC Input Range (VREF = 2.5 V)
±
20 mV
±
40 mV
±
80 mV
±
160 mV
±
320 mV
±
640 mV
±
1.28 V
±
2.56 V
Filter Register (A3, A2, A1, A0 = 0, 0, 1, 1; Power-On Reset = 45Hex)
The Filter Register is an 8-bit register from which data can be read or to which data can be written. This register determines the
amount of averaging performed by the sinc filter. Table XVII outlines the bit designations for the Filter Register. FR7 through FR0
indicate the bit location, FR denoting the bits are in the Filter Register. FR7 denotes the first bit of the data stream. The number in
brackets indicates the power-on/reset default status of that bit. The number in this register is used to set the decimation factor and
thus the output update rate for the ADCs. The filter register cannot be written to by the user the ADC is active. The update rate is
used for the ADCs is calculated as follows:
f
f
CHOP Enabled CHOP
f
SF
f
CHOP Disabled CHOP
ADC
MOD
ADC
MOD
=
×
=
=
×
×
=
)
)
1
3
0
1
8
1
where
f
ADC
= ADC Output Update Rate,
f
MOD
= Modulator Clock Frequency = 32.768 kHz,
SF
= Decimal Value Written to SF Register.
Table XVII. Filter Register Bit Designations
7
R
F
6
R
F
5
R
F
4
R
F
3
R
F
2
R
F
1
R
F
0
R
F
)
0
(
7
F
S
6
F
S
)
1
(
5
F
S
)
0
(
4
F
S
)
0
(
3
F
S
)
0
(
)
1
(
2
F
S
)
0
(
1
F
S
)
1
(
0
F
S
The allowable range for SF is 13 decimal to 255 decimal with chop enabled, and the allowable SF range when chop is disabled is 03
decimal to 255 decimal. Examples of SF values and corresponding conversion rate (f
ADC
) and time (t
ADC
) are shown in Table XVIII.
It should be noted that optimum performance is obtained when operating with chop enabled. When chopping is enabled (
CHOP
= 0),
the filter register is loaded with FF HEX during a calibration cycle. With chop disabled (
CHOP
=1), the value in the filter register is
used during calibration.
Table XVIII. Update Rate vs. SF Word
CHOP Enabled
CHOP Disabled
SF (Dec)
SF (Hex)
f
ADC
(Hz)
N/A
105.3
19.79
5.35
t
ADC
(ms)
N/A
9.52
50.34
186.77
f
ADC
(Hz)
1365.33
315
59.36
16.06
t
ADC
(ms)
0.732
3.17
16.85
62.26
03
13
69
255
03
0D
45
FF
Table XVI. ADC Control Register (ADCCON) Bit Designations (continued)
相關(guān)PDF資料
PDF描述
EVAL-AD7710EB CAPACITOR 0.1UF CERAMIC 0805
EVAL-AD7711EB CERAMIC CHIP CAPACITOR
EVAL-AD7712EB 0.1UF 50V +-20% 0805 X7R CERAMIC CAPACITOR
EVAL-AD7713EB CAP CERAMIC 1.0UF 10V 10% X7R 0805 SMD
EVAL-AD7714-3EB 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7718EBZ 功能描述:BOARD EVALUATION FOR AD7718 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7719EB 制造商:Analog Devices 功能描述:Evaluation Board For Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual-ADC 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7719-EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board for the AD7719, 16&24-Bit, Dual Sigma Delta ADC
EVAL-AD7719EBZ 功能描述:BOARD EVALUATION FOR AD7719 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7721CB 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR SINGLE SUPPLY, 12/16-BIT 312.5/468.75 KHZ SEGMA-DELTA ADC 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk