參數(shù)資料
型號(hào): EVAL-AD7718EB
廠商: Analog Devices, Inc.
英文描述: 8-/10-Channel, Low Voltage, Low Power, ADCs
中文描述: 8-/10-Channel,低電壓,低功耗,ADC的
文件頁(yè)數(shù): 26/44頁(yè)
文件大?。?/td> 339K
代理商: EVAL-AD7718EB
REV. 0
–26–
AD7708/AD7718
Status Register (A3, A2, A1, A0 = 0, 0, 0, 0; Power-On-Reset = 00Hex)
The ADC Status Register is an 8-bit read-only register. To access the ADC Status Register, the user must write to the Communica-
tions Register selecting the next operation to be a read and load Bits A3-A0 with 0, 0, 0,0. Table XIV outlines the bit designations
for the Status Register. SR0 through SR7 indicate the bit location, SR denoting the bits are in the Status Register. SR7 denotes the
first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.
R
S 7
6
R
S
5
R
S
4
R
S
3
R
S
2
R
S
1
R
S
0
R
S
Y
D
R
)
0
(
)
0
(
0
)
0
(
L
A
C
)
0
(
0
)
0
(
R
R
E
)
0
(
0
)
0
(
0
)
0
(
K
C
O
L
Table XIV. Status Register Bit Designations
Bit
Location
Bit
Mnemonic Description
SR7
RDY
Ready Bit for the ADC
Set
when data is transferred to the ADC data registers or on completion of calibration cycle. The RDY
bit is
cleared
automatically a period of time before the data register is updated with a new conversion
result or after the ADC data register has been read. This bit is also cleared by a write to the mode bits to
indicate a conversion or calibration. The
RDY
pin is the complement of the RDY bit.
Bit is automatically
cleared
. Reserved for future use
Calibration Status Bit
Set
to indicate completion of calibration. It is set at the same time that the RDY is set high.
Cleared
by a write to the mode bits to start another ADC conversion or calibration.
This bit is automatically
cleared
. Reserved for future use
ADC Error Bit
Set
to indicate that the result written to the ADC data register has been clamped to all zeros or all ones.
After a calibration this bit also flags error conditions that caused the calibration registers not to be
written. Error sources include Overrange.
Cleared
by a write to the mode bits to initiate a conversion or calibration.
This bit is automatically
cleared
. Reserved for future use
This bit is automatically
cleared
. Reserved for future use
PLL Lock Status Bit.
Set
if the PLL has locked onto the 32.768 kHz crystal oscillator clock. If the user is worried about
exact sampling frequencies etc., the LOCK bit should be interrogated and the result discarded if the
LOCK bit is zero.
SR6
SR5
0
CAL
SR4
SR3
0
ERR
SR2
SR1
SR0
0
0
LOCK
相關(guān)PDF資料
PDF描述
EVAL-AD7710EB CAPACITOR 0.1UF CERAMIC 0805
EVAL-AD7711EB CERAMIC CHIP CAPACITOR
EVAL-AD7712EB 0.1UF 50V +-20% 0805 X7R CERAMIC CAPACITOR
EVAL-AD7713EB CAP CERAMIC 1.0UF 10V 10% X7R 0805 SMD
EVAL-AD7714-3EB 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7718EBZ 功能描述:BOARD EVALUATION FOR AD7718 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7719EB 制造商:Analog Devices 功能描述:Evaluation Board For Low Voltage, Low Power, Factory-Calibrated 16-/24-Bit Dual-ADC 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7719-EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board for the AD7719, 16&24-Bit, Dual Sigma Delta ADC
EVAL-AD7719EBZ 功能描述:BOARD EVALUATION FOR AD7719 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7721CB 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR SINGLE SUPPLY, 12/16-BIT 312.5/468.75 KHZ SEGMA-DELTA ADC 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk