- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-AD7713EB (Analog Devices, Inc.) CAP CERAMIC 1.0UF 10V 10% X7R 0805 SMD PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7713EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CAP CERAMIC 1.0UF 10V 10% X7R 0805 SMD |
| 中文描述： | LC2MOS回路供電ADC的信號調(diào)理 |
| 文件頁數(shù)： | 16/28頁 |
| 文件大小： | 516K |
| 代理商： | EVAL-AD7713EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. C
–16–
AD7713
System Synchronization
If multiple AD7713s are operated from a common master clock,
they can be synchronized to update their output registers simul-
taneously. A falling edge on the
SYNC
input resets the filter
and places the AD7713 into a consistent, known state. A com-
mon signal to the AD7713s’
SYNC
inputs will synchronize their
operation. This would normally be done after each AD7713 has
performed its own calibration or has had calibration coefficients
loaded to it.
The
SYNC
input can also be used to reset the digital filter in
systems where the turn-on time of the digital power supply
(DV
DD
) is very long. In such cases, the AD7713 will start oper-
ating internally before the DV
DD
line has reached its minimum
operating level, +4.75 V. With a low DV
DD
voltage, the
AD7713’s internal digital filter logic does not operate correctly.
Thus, the AD7713 may have clocked itself into an incorrect
operating condition by the time that DV
DD
has reached its cor-
rect level. The digital filter will be reset upon issue of a calibra-
tion command (whether it is self-calibration, system calibration
or background calibration) to the AD7713. This ensures correct
operation of the AD7713. In systems where the power-on de-
fault conditions of the AD7713 are acceptable, and no calibra-
tion is performed after power-on, issuing a
SYNC
pulse to the
AD7713 will reset the AD7713’s digital filter logic. An R, C on
the
SYNC
line, with R, C time constant longer than the DV
DD
power-on time, will perform the
SYNC
function.
ACCURACY
Sigma-delta ADCs, like VFCs and other integrating ADCs, do
not contain any source of nonmonotonicity and inherently offer
no missing codes performance. The AD7713 achieves excellent
linearity by the use of high quality, on-chip silicon dioxide ca-
pacitors, which have a very low capacitance/voltage coefficient.
The device also achieves low input drift through the use of chopper
stabilized techniques in its input stage. To ensure excellent perfor-
mance over time and temperature, the AD7713 uses digital calibra-
tion techniques that minimize offset and gain error.
AUTOCALIBRATION
Autocalibration on the AD7713 removes offset and gain errors
from the device. A calibration routine should be initiated on the
device whenever there is a change in the ambient operating tem-
perature or supply voltage. It should also be initiated if there is a
change in the selected gain, filter notch or bipolar/unipolar input
range. However, if the AD7713 is in its background calibration
mode, the above changes are all automatically taken care of
(after the settling time of the filter has been allowed for).
The AD7713 offers self-calibration, system calibration and
background calibration facilities. For calibration to occur on the
selected channel, the on-chip microcontroller must record the
modulator output for two different input conditions. These are
“zero-scale” and “full-scale” points. With these readings, the
microcontroller can calculate the gain slope for the input to out-
put transfer function of the converter. Internally, the part works
with a resolution of 33 bits to determine its conversion result of
either 16 bits or 24 bits.
voltage can go to +5 V with no degradation in performance
provided that the absolute value of REF IN(+) and REF IN(–)
does not exceed its AV
DD
and AGND limits. The part is also
functional with V
REF
voltages down to 1 V but with degraded
performance as the output noise will, in terms of LSB size, be
larger. REF IN(+) must always be greater than REF IN(–) for
correct operation of the AD7713.
Both reference inputs provide a high impedance, dynamic load
similar to the analog inputs. The maximum dc input leakage
current is 10 pA (
±
1 nA over temperature) and source resis-
tance may result in gain errors on the part. The reference inputs
look like the AIN1 analog input (see Figure 7). In this case,
R
INT
is 5 k
typ and C
INT
varies with gain. The input sample
rate is f
CLK IN
/256 and does not vary with gain. For gains of 1
to 8 C
INT
is 20 pF; for a gain of 16 it is 10 pF; for a gain of 32
it is 5 pF; for a gain of 64 it is 2.5 pF; and for a gain of 128 it is
1.25 pF.
The digital filter of the AD7713 removes noise from the refer-
ence input just as it does with the analog input, and the same
limitations apply regarding lack of noise rejection at integer mul-
tiples of the sampling frequency. The output noise performance
outlined in Tables I and II assumes a clean reference. If the ref-
erence noise in the bandwidth of interest is excessive, it can
degrade the performance of the AD7713. A recommended refer-
ence source for the AD7713 is the AD680, a 2.5 V reference.
USING THE AD7713
SYSTEM DESIGN CONSIDERATIONS
The AD7713 operates differently from successive approximation
ADCs or integrating ADCs. Since it samples the signal continu-
ously, like a tracking ADC, there is no need for a start convert
command. The output register is updated at a rate determined
by the first notch of the filter and the output can be read at any
time, either synchronously or asynchronously.
Clocking
The AD7713 requires a master clock input, which may be an
external TTL/CMOS compatible clock signal applied to the
MCLK IN pin with the MCLK OUT pin left unconnected.
Alternatively, a crystal of the correct frequency can be con-
nected between MCLK IN and MCLK OUT, in which case the
clock circuit will function as a crystal controlled oscillator. For
lower clock frequencies, a ceramic resonator may be used in-
stead of the crystal. For these lower frequency oscillators, exter-
nal capacitors may be required on either the ceramic resonator
or on the crystal.
The input sampling frequency, the modulator sampling fre-
quency, the –3 dB frequency, output update rate and calibration
time are all directly related to the master clock frequency,
f
CLK IN.
Reducing the master clock frequency by a factor of two
will halve the above frequencies and update rate and will double
the calibration time.
The current drawn from the DV
DD
power supply is also directly
related to f
CLK IN
. Reducing f
CLK IN
by a factor of two will halve
the DV
DD
current but will not affect the current drawn from the
AV
DD
power supply.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7714-3EB | 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC |
| EVAL-AD7714-5EB | 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC |
| EVAL-AD7715-3EB | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| EVAL-AD7715-5EB | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| EVAL-AD7716EB | Evaluation Board For 22-Bit Data Acquisition System |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7714-3EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| EVAL-AD7714-3EBZ | 功能描述:BOARD EVAL FOR AD7714 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7714-5EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| EVAL-AD7715-3EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| EVAL-AD7715-3EBZ | 功能描述:BOARD EVALUATION FOR AD7715 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。