參數(shù)資料
型號： EVAL-AD5663REB
廠商： Analog Devices, Inc.
英文描述： Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
中文描述： 5分之/ C對芯片參考雙12-/14-/16-Bit nanoDAC系列
文件頁數(shù)： 25/28頁
文件大?。?/td> 1176K
代理商： EVAL-AD5663REB
AD5623R/AD5643R/AD5663R
MICROPROCESSOR INTERFACING
AD5623R/AD5643R/AD5663R to Blackfin ADSP-BF53X
Interface
Figure 56 shows a serial interface between the AD5623R/
AD5643R/AD5663R and the
Blackfin ADSP-BF53X
micro-
processor. The ADSP-BF53X processor family incorporates two
dual-channel synchronous serial ports, SPORT1 and SPORT0,
for serial and multiprocessor communications. Using SPORT0
to connect to the AD5623R/AD5643R/AD5663R, the setup for
the interface is as follows: DT0PRI drives the DIN pin of the
AD5623R/AD5643R/AD5663R, while TSCLK0 drives the
SCLK of the parts. The SYNC is driven from TFS0.
Rev. A | Page 25 of 28
AD5643R/
AD5663R
1
SYNC
ADSP-BF53x
1
TFS0
DIN
DTOPRI
SCLK
TSCLK0
1
ADDITIONAL PINS OMITTED FOR CLARITY.
0
Figure 56. AD5623R/AD5643R/AD5663R to Blackfin ADSP-BF53X Interface
AD5623R/AD5643R/AD5663R to 68HC11/68L11
Interface
Figure 57 shows a serial interface between the AD5623R/
AD5643R/AD5663R and the 68HC11/68L11 microcontroller.
SCK of the 68HC11/68L11 drives the SCLK of the AD5623R/
AD5643R/AD5663R, and the MOSI output drives the serial
data line of the DAC.
AD5643R/
AD5663R
1
SYNC
68HC11/68L11
1
PC7
SCLK
SCK
DIN
MOSI
1
ADDITIONAL PINS OMITTED FOR CLARITY.
0
Figure 57. AD5623R/AD5643R/AD5663R to 68HC11/68L11 Interface
The SYNC signal is derived from a port line (PC7). The setup
conditions for correct operation of this interface are as follows:
the 68HC11/68L11 is configured with its CPOL bit as 0, and its
CPHA bit as 1. When data is being transmitted to the DAC, the
SYNC line is taken low (PC7). When the 68HC11/68L11 is
configured as described previously, data appearing on the MOSI
output is valid on the falling edge of SCK. Serial data from the
68HC11/68L11 is transmitted in 8-bit bytes with only eight
falling clock edges occurring in the transmit cycle.
Data is transmitted MSB first. To load data to the AD5623R/
AD5643R/AD5663R, PC7 is left low after the first eight bits are
transferred, and a second serial write operation is performed to
the DAC. PC7 is taken high at the end of this procedure.
AD5623R/AD5643R/AD5663R to 80C51/80L51 Interface
Figure 58 shows a serial interface between the AD5623R/
AD5643R/AD5663R and the 80C51/80L51 microcontroller.
The setup for the interface is as follows: TxD of the 80C51/
80L51 drives SCLK of the AD5623R/AD5643R/AD5663R,
and RxD drives the serial data line of the part. The SYNC signal
is again derived from a bit-programmable pin on the port. In this
case, Port Line P3.3 is used. When data is to be transmitted to the
AD5623R/AD5643R/AD5663R, P3.3 is taken low. The 80C51/
80L51 transmit data in 8-bit bytes only; thus, only eight falling
clock edges occur in the transmit cycle. To load data to the
DAC, P3.3 is left low after the first eight bits are transmitted,
and a second write cycle is initiated to transmit the second byte
of data. P3.3 is taken high following the completion of this cycle.
The 80C51/80L51 output the serial data in a format that has the
LSB first. The AD5623R/AD5643R/AD5663R must receive data
with the MSB first. The 80C51/80L51 transmit routine should
take this into account.
AD5643R/
AD5663R
1
SYNC
80C51/80L51
1
P3.3
SCLK
TxD
DIN
RxD
1
ADDITIONAL PINS OMITTED FOR CLARITY.
0
Figure 58. AD5623R/AD5643R/AD5663R to 80C512/80L51 Interface
AD5623R/AD5643R/AD5663R to MICROWIRE Interface
Figure 59 shows an interface between the AD5623R/AD5643R/
AD5663R and any MICROWIRE-compatible device. Serial data is
shifted out on the falling edge of the serial clock and is clocked into
the AD5623R/AD5643R/AD5663R on the rising edge of the SK.
AD5643R/
AD5663R
1
SYNC
MICROWIRE
1
CS
SCLK
SK
DIN
SO
1
ADDITIONAL PINS OMITTED FOR CLARITY.
0
Figure 59. AD5623R/AD5643R/AD5663R to MICROWIRE Interface
相關(guān)PDF資料
PDF描述
EVAL-AD5664REB Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference
EVAL-AD5666EB Quad, 16-Bit DAC with 5 ppm/C On-Chip Reference in 14-Lead TSSOP
EVAL-AD5680EB 5 V 18-Bit nanoDAC in a SOT-23
EVAL-AD5821EBZ1 120 mA, Current Sinking, 10-Bit, I2C DAC
EVAL-AD5930EB Programmable Frequency Sweep and Output Burst Waveform Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5663REBZ 功能描述:BOARD EVAL FOR AD5663 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5664REB 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference
EVAL-AD5664REBZ 功能描述:BOARD EVALUATION FOR AD5664R RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5665REBZ1 功能描述:BOARD EVAL FOR AD5665 TSSOP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5665REBZ2 功能描述:BOARD EVAL FOR AD5665 LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*