- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362753 > EPM9400 (Altera Corporation) Programmable Logic Device Family(MAX9000可編程邏輯系列器件) PDF資料下載
參數(shù)資料
| 型號： | EPM9400 |
| 廠商： | Altera Corporation |
| 英文描述： | Programmable Logic Device Family(MAX9000可編程邏輯系列器件) |
| 中文描述： | 可編程邏輯器件系列（MAX9000可編程邏輯系列器件） |
| 文件頁數(shù)： | 9/41頁 |
| 文件大?。?/td> | 604K |
| 代理商： | EPM9400 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Altera Corporation
9
MAX 9000 Programmable Logic Device Family Data Sheet
For registered functions, each macrocell register can be individually
programmed for D, T, JK, or SR operation with programmable clock
control. The flipflop can also be bypassed for combinatorial operation.
During design entry, the user specifies the desired register type; the
MAX+PLUS II software then selects the most efficient register operation
for each registered function to optimize resource utilization.
Each programmable register can be clocked in three different modes:
I
By either global clock signal. This mode achieves the fastest clock-to-
output performance.
I
By a global clock signal and enabled by an active-high clock enable.
This mode provides an enable on each flipflop while still achieving
the fast clock-to-output performance of the global clock.
I
By an array clock implemented with a product term. In this mode, the
flipflop can be clocked by signals from buried macrocells or I/O pins.
Two global clock signals are available. As shown in
Figure 2
, these global
clock signals can be the true or the complement of either of the global
clock pins (
DIN1
and
DIN2
).
Each register also supports asynchronous preset and clear functions. As
shown in
Figure 3
, the product-term select matrix allocates product terms
to control these operations. Although the product-term-driven preset and
clear inputs to registers are active high, active-low control can be obtained
by inverting the signal within the logic array. In addition, each register
clear function can be individually driven by the dedicated global clear pin
(
DIN3
). The global clear can be programmed for active-high or active-low
operation.
All MAX 9000 macrocells offer a dual-output structure that provides
independent register and combinatorial logic output within the same
macrocell. This function is implemented by a process called register
packing. When register packing is used, the product-term select matrix
allocates one product term to the D input of the register, while the
remaining product terms can be used to implement unrelated
combinatorial logic. Both the registered and the combinatorial output of
the macrocell can feed either the FastTrack Interconnect or the LAB local
array.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPM9560 | Programmable Logic Device Family(MAX9000可編程邏輯系列器件) |
| EPM9560A | Programmable Logic Device Family(MAX9000可編程邏輯系列器件) |
| EPS12 | TRANSIENT VOLTAGE SUPPESSOR |
| EPS15 | TRANSIENT VOLTAGE SUPPESSOR |
| EPS17 | TRANSIENT VOLTAGE SUPPESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPM9400LI84-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9400LI84-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| EPM9400RC208-15 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:IC CPLD 400MC 15NS 208RQFP 制造商:Altera Corporation 功能描述:IC MAX 208RQFP |
| EPM9400RC208-20 | 制造商:Altera Corporation 功能描述:IC MAX |
| EPM9400RC240-15 | 制造商:Altera Corporation 功能描述:CPLD MAX 9000 Family 8K Gates 400 Macro Cells 117.6MHz 5V 240-Pin RQFP 制造商:Altera Corporation 功能描述:IC MAX |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。