參數(shù)資料
型號(hào): EPM9560
廠商: Altera Corporation
英文描述: Programmable Logic Device Family(MAX9000可編程邏輯系列器件)
中文描述: 可編程邏輯器件系列(MAX9000可編程邏輯系列器件)
文件頁(yè)數(shù): 1/41頁(yè)
文件大?。?/td> 604K
代理商: EPM9560
Altera Corporation
1
MAX 9000
Programmable Logic
Device Family
July 1999, ver. 6.01
Data Sheet
A-DS-M9000-06.01
Includes
MAX 9000A
Features...
I
High-performance CMOS EEPROM-based programmable logic
devices (PLDs) built on third-generation Multiple Array MatriX
(MAX
) architecture
5.0-V in-system programmability (ISP) through built-in IEEE Std.
1149.1 Joint Test Action Group (JTAG) interface
Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE
Std. 1149.1-1990
High-density erasable programmable logic device (EPLD) family
ranging from 6,000 to 12,000 usable gates (see
Table 1
)
10-ns pin-to-pin logic delays with counter frequencies of up to
144 MHz
Fully compliant with the peripheral component interconnect Special
Interest Group’s (PCI SIG)
PCI Local Bus Specification, Revision 2.2
Dual-output macrocell for independent use of combinatorial and
registered logic
FastTrack
Interconnect for fast, predictable interconnect delays
Input/output registers with clear and clock enable on all I/O pins
Programmable output slew-rate control to reduce switching noise
MultiVolt
I/O interface operation, allowing devices to interface
with 3.3-V and 5.0-V devices
Configurable expander product-term distribution allowing up to 32
product terms per macrocell
Programmable power-saving mode for more than 50
%
power
reduction in each macrocell
I
I
I
I
I
I
I
I
I
I
I
I
Table 1. MAX 9000 Device Features
Feature
EPM9320
EPM9320A
EPM9400
EPM9480
EPM9560
EPM9560A
Usable gates
Flipflops
Macrocells
Logic array blocks (LABs)
Maximum user I/O pins
t
PD1
(ns)
t
FSU
(ns)
t
FCO
(ns)
f
CNT
(MHz)
6,000
484
320
20
168
10
3.0
4.5
144
8,000
580
400
25
159
15
5
7
118
10,000
676
480
30
175
10
3.0
4.8
144
12,000
772
560
35
216
10
3.0
4.8
144
相關(guān)PDF資料
PDF描述
EPM9560A Programmable Logic Device Family(MAX9000可編程邏輯系列器件)
EPS12 TRANSIENT VOLTAGE SUPPESSOR
EPS15 TRANSIENT VOLTAGE SUPPESSOR
EPS17 TRANSIENT VOLTAGE SUPPESSOR
EPS24 TRANSIENT VOLTAGE SUPPESSOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM9560A 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family
EPM9560ABC356-10 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 9000 560 Macro 216 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM9560ABI356-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
EPM9560ARC208-10 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 9000 560 Macro 153 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM9560ARC208-10N 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 9000 560 Macro 153 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100