參數(shù)資料
型號： EPF8820A
廠商： Altera Corporation
英文描述： LED, BLUE 6 MCD 20 MA
中文描述： 系列可編程邏輯元件
文件頁數(shù)： 34/61頁
文件大?。?/td> 979K
代理商： EPF8820A
34
Altera Corporation
FLEX 8000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
Internal timing parameters cannot be measured explicitly. They are worst-case delays based on testable and
external parameters specified by Altera. Internal timing parameters should be used for estimating device
performance. Post-compilation timing simulation or timing analysis is required to determine actual worst-case
performance.
(2)
These values are specified under
“FLEX 8000 3.3-V Device Recommended Operating Conditions”
on
page 29
.
(3)
For the
t
OD3
and
t
ZX3
parameters, V
CCIO
= 3.3 V or 5.0 V.
(4)
The
t
ROW
and
t
DIN_D
delays are worst-case values for typical applications. Post-compilation timing simulation or
timing analysis is required to determine actual worst-case performance.
(5)
External reference timing characteristics are factory-tested, worst-case values specified by Altera. A representative
subset of signal paths is tested to approximate typical device applications.
(6)
For more information on test conditions, see
Application Note 76
(
Understanding FLEX 8000 Timing
)
in this data book.
(7)
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies to global and non-global clocking, and for LE and I/O element registers.
The FLEX 8000 timing model shows the delays for various paths and
functions in the circuit. See
Figure 19
. This model contains three distinct
parts: the LE; the IOE; and the interconnect, including the row and column
FastTrack Interconnect, LAB local interconnect, and carry and cascade
interconnect paths. Each parameter shown in
Figure 19
is expressed as a
worst-case value in the “Timing Parameters” tables in this data sheet.
Hand-calculations that use the FLEX 8000 timing model and these timing
parameters can be used to estimate FLEX 8000 device performance.
Timing simulation or timing analysis after compilation is required to
determine the final worst-case performance.
Table 12
summarizes the
interconnect paths shown in
Figure 19
.
f
For more information on timing parameters, go to
Application Note 76
(Understanding FLEX 8000 Timing)
in this data book.
Table 12. FLEX 8000 Timing Model Interconnect Paths
Source
Destination
Total Delay
LE-Out
LE in same LAB
t
LOCAL
t
ROW
+ t
LOCAL
t
COL
+ t
ROW
+ t
LOCAL
t
COL
t
ROW
t
ROW
+ t
LOCAL
t
COL
+ t
ROW
+ t
LOCAL
LE-Out
LE in same row, different LAB
LE-Out
LE in different row
LE-Out
IOE on column
LE-Out
IOE on row
IOE on row
LE in same row
IOE on column
Any LE
相關(guān)PDF資料
PDF描述
EPG1280 8 BIT UC BASED DATA PROCESSOR IC FOR USE ON PAIM TOP DEVICES
EPG6400 8 BIT UC BASED DATA PROCESSOR IC FOR USE ON PAIM TOP DEVICES
EPI270172G4036 Contents Surface Mount Power Inductor
EPI0L8502KSP56 Contents Surface Mount Power Inductor
EPI0L9133BH38 Contents Surface Mount Power Inductor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF8820ABC225-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF8820ABC225-4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 8000 84 LABs 152 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF8820ABI225-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF8820AGI192-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF8820AQC144-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*