參數(shù)資料
型號(hào)： EPF8820A
廠商： Altera Corporation
英文描述： LED, BLUE 6 MCD 20 MA
中文描述： 系列可編程邏輯元件
文件頁(yè)數(shù)： 15/61頁(yè)
文件大?。?/td> 979K
代理商： EPF8820A
Altera Corporation
15
FLEX 8000 Programmable Logic Device Family Data Sheet
Asynchronous Clear
A register is cleared by one of the two
LABCTRL
signals. When the
CLRn
port receives a low signal, the register is set to zero.
Asynchronous Preset
An asynchronous preset is implemented as either an asynchronous load
or an asynchronous clear. If
DATA3
is tied to
VCC
, asserting
LABCTRLl
asynchronously loads a
1
into the register. Alternatively, the
MAX+PLUS II software can provide preset control by using the clear and
inverting the input and output of the register. Inversion control is
available for the inputs to both LEs and IOEs. Therefore, if a register is
preset by only one of the two
LABCTRL
signals, the
DATA3
input is not
needed and can be used for one of the LE operating modes.
Asynchronous Clear & Preset
When implementing asynchronous clear and preset,
LABCTRL1
controls
the preset and
LABCTRL2
controls the clear. The
DATA3
input is tied to
VCC
;
therefore, asserting
LABCTRL1
asynchronously loads a
1
into the register,
effectively presetting the register. Asserting
LABCTRL2
clears the register.
Asynchronous Load with Clear
When implementing an asynchronous load with the clear,
LABCTRL1
implements the asynchronous load of
DATA3
by controlling the register
preset and clear.
LABCTRL2
implements the clear by controlling the
register clear.
Asynchronous Load with Preset
When implementing an asynchronous load in conjunction with a preset,
the MAX+PLUS II software provides preset control by using the clear and
inverting the input and output of the register. Asserting
LABCTRL2
clears
the register, while asserting
LABCTRL1
loads the register. The
MAX+PLUS II software inverts the signal that drives the
DATA3
signal to
account for the inversion of the register’s output.
Asynchronous Load without Clear or Preset
When implementing an asynchronous load without the clear or preset,
LABCTRL1
implements the asynchronous load of
DATA3
by controlling the
register preset and clear.
相關(guān)PDF資料
PDF描述
EPG1280 8 BIT UC BASED DATA PROCESSOR IC FOR USE ON PAIM TOP DEVICES
EPG6400 8 BIT UC BASED DATA PROCESSOR IC FOR USE ON PAIM TOP DEVICES
EPI270172G4036 Contents Surface Mount Power Inductor
EPI0L8502KSP56 Contents Surface Mount Power Inductor
EPI0L9133BH38 Contents Surface Mount Power Inductor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF8820ABC225-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF8820ABC225-4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Flex 8000 84 LABs 152 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF8820ABI225-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF8820AGI192-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF8820AQC144-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*