- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362745 > EPF8282AV (Altera Corporation) IRDA ENCODE/DECODE PDF資料下載
參數(shù)資料
| 型號： | EPF8282AV |
| 廠商： | Altera Corporation |
| 英文描述： | IRDA ENCODE/DECODE |
| 中文描述： | 系列可編程邏輯元件 |
| 文件頁數(shù)： | 7/61頁 |
| 文件大?。?/td> | 979K |
| 代理商： | EPF8282AV |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
Altera Corporation
7
FLEX 8000 Programmable Logic Device Family Data Sheet
Each LAB provides four control signals that can be used in all eight LEs.
Two of these signals can be used as clocks, and the other two for
clear/preset control. The LAB control signals can be driven directly from
a dedicated input pin, an I/O pin, or any internal signal via the LAB local
interconnect. The dedicated inputs are typically used for global clock,
clear, or preset signals because they provide synchronous control with
very low skew across the device. FLEX 8000 devices support up to four
individual global clock, clear, or preset control signals. If logic is required
on a control signal, it can be generated in one or more LEs in any LAB and
driven into the local interconnect of the target LAB. This process is called
programmable inversion, and is available for all four LAB control signals.
Logic Element
The logic element (LE) is the smallest unit of logic in the FLEX 8000
architecture, with a compact size that provides efficient logic utilization.
Each LE contains a 4-input LUT, a programmable flipflop, a carry chain,
and cascade chain.
Figure 3
shows a block diagram of an LE.
Figure 3. FLEX 8000 LE
The LUT is a function generator that can quickly compute any function of
four variables. The programmable flipflop in the LE can be configured for
D, T, JK, or SR operation. The clock, clear, and preset control signals on the
flipflop can be driven by dedicated input pins, general-purpose I/O pins,
or any internal logic. For purely combinatorial functions, the flipflop is
bypassed and the output of the LUT goes directly to the output of the LE.
LABCTRL3
LABCTRL4
DATA1
DATA2
DATA3
DATA4
LABCTRL1
LABCTRL2
Carry-In
LE-Out
Clock
Select
Carry-Out
PRN
CLRN
D
Q
DFF
Look-Up
Table
(LUT)
Clear/
Preset
Logic
Carry
Chain
Cascade
Chain
Cascade-In
Cascade-Out
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPF8452A | PROGRAMMABLE LOGIC DEVICES FAMILY |
| EPF8636A | PROGRAMMABLE LOGIC DEVICES FAMILY |
| EPF8820A | LED, BLUE 6 MCD 20 MA |
| EPG1280 | 8 BIT UC BASED DATA PROCESSOR IC FOR USE ON PAIM TOP DEVICES |
| EPG6400 | 8 BIT UC BASED DATA PROCESSOR IC FOR USE ON PAIM TOP DEVICES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPF8282AVLC84-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8282AVLC84-4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8282AVLI84-4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8282AVTC100-3 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:IC FLEX 8000 FPGA 2.5K 100TQFP 制造商:Altera Corporation 功能描述:IC FPGA 78 I/O 100TQFP |
| EPF8282AVTC100-4 | 制造商:Altera Corporation 功能描述:IC FLEX 8000 FPGA 2.5K 100TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。