- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362745 > EPF8282AV (Altera Corporation) IRDA ENCODE/DECODE PDF資料下載
參數(shù)資料
| 型號： | EPF8282AV |
| 廠商： | Altera Corporation |
| 英文描述： | IRDA ENCODE/DECODE |
| 中文描述： | 系列可編程邏輯元件 |
| 文件頁數(shù)： | 13/61頁 |
| 文件大?。?/td> | 979K |
| 代理商： | EPF8282AV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
Altera Corporation
13
FLEX 8000 Programmable Logic Device Family Data Sheet
Internal Tri-State Emulation
Internal tri-state emulation provides internal tri-stating without the
limitations of a physical tri-state bus. In a physical tri-state bus, the
tri-state buffers’ output enable signals select the signal that drives the bus.
However, if multiple output enable signals are active, contending signals
can be driven onto the bus. Conversely, if no output enable signals are
active, the bus will float. Internal tri-state emulation resolves contending
tri-state buffers to a low value and floating buses to a high value, thereby
eliminating these problems. The MAX+PLUS II software automatically
implements tri-state bus functionality with a multiplexer.
Clear & Preset Logic Control
Logic for the programmable register’s clear and preset functions is
controlled by the
DATA3
,
LABCTRL1
, and
LABCTRL2
inputs to the LE. The
clear and preset control structure of the LE is used to asynchronously load
signals into a register. The register can be set up so that
LABCTRL1
implements an asynchronous load. The data to be loaded is driven to
DATA3
; when
LABCTRL1
is asserted,
DATA3
is loaded into the register.
During compilation, the MAX+PLUS II Compiler automatically selects
the best control signal implementation. Because the clear and preset
functions are active-low, the Compiler automatically assigns a logic high
to an unused clear or preset.
The clear and preset logic is implemented in one of the following six
asynchronous modes, which are chosen during design entry. LPM
functions that use registers will automatically use the correct
asynchronous mode. See
Figure 7
.
I
I
I
I
I
I
Clear only
Preset only
Clear and preset
Load with clear
Load with preset
Load without clear or preset
相關PDF資料 |
PDF描述 |
|---|---|
| EPF8452A | PROGRAMMABLE LOGIC DEVICES FAMILY |
| EPF8636A | PROGRAMMABLE LOGIC DEVICES FAMILY |
| EPF8820A | LED, BLUE 6 MCD 20 MA |
| EPG1280 | 8 BIT UC BASED DATA PROCESSOR IC FOR USE ON PAIM TOP DEVICES |
| EPG6400 | 8 BIT UC BASED DATA PROCESSOR IC FOR USE ON PAIM TOP DEVICES |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EPF8282AVLC84-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8282AVLC84-4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8282AVLI84-4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| EPF8282AVTC100-3 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:IC FLEX 8000 FPGA 2.5K 100TQFP 制造商:Altera Corporation 功能描述:IC FPGA 78 I/O 100TQFP |
| EPF8282AVTC100-4 | 制造商:Altera Corporation 功能描述:IC FLEX 8000 FPGA 2.5K 100TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。