參數(shù)資料
型號： EPF81188AQC208-4
廠商： Altera
文件頁數(shù)： 5/62頁
文件大?。?/td> 0K
描述： IC FLEX 8000A FPGA 12K 208-PQFP
產(chǎn)品培訓模塊： Three Reasons to Use FPGA's in Industrial Designs
標準包裝： 72
系列： FLEX 8000
LAB/CLB數(shù)： 126
邏輯元件/單元數(shù)： 1008
輸入/輸出數(shù)： 148
門數(shù)： 12000
電源電壓： 4.75 V ~ 5.25 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 208-BFQFP
供應商設備封裝： 208-PQFP（28x28）
其它名稱： 544-2248
Altera Corporation
13
FLEX 8000 Programmable Logic Device Family Data Sheet
FL
EX
800
0
3
Internal Tri-State Emulation
Internal tri-state emulation provides internal tri-stating without the
limitations of a physical tri-state bus. In a physical tri-state bus, the
tri-state buffers’ output enable signals select the signal that drives the bus.
However, if multiple output enable signals are active, contending signals
can be driven onto the bus. Conversely, if no output enable signals are
active, the bus will float. Internal tri-state emulation resolves contending
tri-state buffers to a low value and floating buses to a high value, thereby
eliminating these problems. The MAX+PLUS II software automatically
implements tri-state bus functionality with a multiplexer.
Clear & Preset Logic Control
Logic for the programmable register’s clear and preset functions is
controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The
clear and preset control structure of the LE is used to asynchronously load
signals into a register. The register can be set up so that LABCTRL1
implements an asynchronous load. The data to be loaded is driven to
DATA3
; when LABCTRL1 is asserted, DATA3 is loaded into the register.
During compilation, the MAX+PLUS II Compiler automatically selects
the best control signal implementation. Because the clear and preset
functions are active-low, the Compiler automatically assigns a logic high
to an unused clear or preset.
The clear and preset logic is implemented in one of the following six
asynchronous modes, which are chosen during design entry. LPM
functions that use registers will automatically use the correct
asynchronous mode. See Figure 7.
■
Clear only
■
Preset only
■
Clear and preset
■
Load with clear
■
Load with preset
■
Load without clear or preset
相關PDF資料
PDF描述
A42MX16-FPQ100 IC FPGA MX SGL CHIP 24K 100-PQFP
IDT71V416S15PHGI8 IC SRAM 4MBIT 15NS 44TSOP
A42MX16-FPQG100 IC FPGA MX SGL CHIP 24K 100-PQFP
A40MX04-2PLG44I IC FPGA MX SGL CHIP 6K 44-PLCC
A40MX04-2PL44I IC FPGA MX SGL CHIP 6K 44-PLCC
相關代理商/技術參數(shù)
參數(shù)描述
EPF81188AQC2402 制造商:ALTERA 功能描述:Altera 9901 NEW Trays
EPF81188AQC240-2 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 8000 126 LABs 184 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81188AQC240-3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 8000 126 LABs 184 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81188AQC240-4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 8000 126 LABs 184 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81188AQI2083 制造商:ALTERA 功能描述:NEW
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*