參數(shù)資料
型號(hào): EPF10K50E
廠商: Altera Corporation
英文描述: Embedded Programmable Logic Family(FLEX10KE嵌入式可編程邏輯系列)
中文描述: 嵌入式可編程邏輯系列(FLEX10KE嵌入式可編程邏輯系列)
文件頁數(shù): 1/2頁
文件大?。?/td> 168K
代理商: EPF10K50E
Implementing Multipliers
in FLEX 10K EABs
T E C H N I C A L B R I E F 5
M A R C H 1 9 9 6
M-TB5-10KEAB-01
Designers can use the FLEX 10K embedded array for specialized logic functions as well as high-
performance, on-chip memory functions. Complex functions implemented in embedded array blocks
(EABs) consume fewer device resources and operate faster than functions implemented in logic
cells. Because FPGAs are based on logic cells only, FPGA designers must bit-slice and partition
complex or high fan-in functions into multiple logic cells. Consequently, the implementation of
certain logic functions in an FPGA consumes excessive silicon resources and can incur multiple
levels of delays, affecting overall system performance. In contrast, the FLEX 10K architecture, with
its embedded array and logic array, improves the performance and efficiency of complex logic func-
tions such as multipliers.
The FLEX 10K Architecture
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
IOE
I/O Element
(IOE)
Logic Array
Block (LAB)
Logic
Element
(LE)
Column
FastTrack
Interconnect
Row
FastTrack
Interconnect
Logic Array
Embedded
Array
Local
Interconnect
Embedded
Array
Block
(EAB)
Embedded
Array
Block
(EAB)
EABs Allow Elegant Multiplier Implementation
Multipliers, one of the most common functions in digital designs, benefit dramatically from an
architecture that contains both an embedded and a logic array. The following example shows the
efficiency and performance advantages of the Altera FLEX 10K architecture (EPF10K50-4) relative
to the Xilinx XC4000E FPGA architecture (XC4025E-3).
Multiplier Implementation in EPF10K50-4 vs. XC4025E-3
Function
XC4000E Architecture
(XC4025E-3)
FLEX !0K Architecture
(EPF10K50-4)
4 x 4 Multiplier
Normalized Die Area
Resources Used
Speed
1.0
18.5 CLBs
40.3 MHz
0.57
1 EAB
73 MHz
The data above was compiled by Altera Applications.
相關(guān)PDF資料
PDF描述
EPF10K50V Embedded Programmable Logic Family(FLEX10K嵌入式可編程邏輯系列)
EPF6010A Programmable Logic Device Family(FLEX6000可編程邏輯系列器件)
EPF6024A Programmable Logic Device Family(FLEX6000可編程邏輯系列器件)
EPF6016 Programmable Logic Device Family(FLEX6000可編程邏輯系列器件)
EPF6016A Programmable Logic Device Family(FLEX6000可編程邏輯系列器件)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF10K50EFC256-1 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 360 LABs 191 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K50EFC256-2 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 360 LABs 191 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K50EFC256-2N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 360 LABs 191 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K50EFC256-3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 360 LABs 191 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K50EFC256-3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 360 LABs 191 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256