- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362743 > EP9315 (Cirrus Logic, Inc.) Enhanced Universal Platform System-on-Chip Processor PDF資料下載
參數(shù)資料
| 型號： | EP9315 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | Enhanced Universal Platform System-on-Chip Processor |
| 中文描述： | 增強(qiáng)型通用平臺上系統(tǒng)芯片處理器 |
| 文件頁數(shù)： | 8/64頁 |
| 文件大小： | 1031K |
| 代理商： | EP9315 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
8
Copyright 2005 Cirrus Logic (All Rights Reserved)
DS638PP4
EP9315
Enhanced Universal Platform SOC Processor
Timing and interface signals for digital LCD and TFT
displays
Full programmability for either non-interlaced or dual-
scan color and grayscale flat panel displays
Dedicated data path to SDRAM controller for
improved system performance
Pixel depths of 4, 8, 16, or 24 bits per pixel or 256
levels of grayscale
Hardware Cursor up to 64 x 64 pixels
256 x 18 Color Lookup Table
Hardware Blinking
8-bit interface to low end panel
Graphics Accelerator
The EP9315 contains a hardware graphics acceleration
engine that improves graphic performance by handling
block copy, block fill and hardware line draw operations.
The Graphics Accelerator is used in the system to off-
load graphics operations from the processor.
Pixel depths supported by the Graphics Accelerator are
4, 8, 16 or 24 bits per pixel. The 24 bits per pixel mode
can be operated as packed (4 pixels every 3 words) or
unpacked (1 pixel per word with the high byte unused.)
The block copy operations of the Graphics Accelerator
are similar to a DMA (Direct Memory Access) transfer
that understands pixel organization, block width,
transparency, and transformation from 1bpp to higher 4,
8, 16 or 24bpp.
The line draw operations also allow for solid lines or
dashed lines. The colors for line drawing can be either
foreground color and background color or foreground
color with the background being transparent.
Touch Screen Interface with 12-bit Analog-
to-digital Converter (ADC)
The touch screen interface performs all sampling,
averaging, ADC range checking, and control for a wide
variety of analog resistive touch screens. This controller
only interrupts the processor when a meaningful change
occurs. The touch screen hardware may be disabled and
the switch matrix and ADC controlled directly if desired.
Features include:
Support for 4-, 5-, 7-, or 8-wire analog resistive touch
screens.
Flexibility - unused lines may be used for temperature
sensing or other functions.
Touch screen interrupt function.
64-Key Keypad Interface
The keypad circuitry scans an 8 x 8 array of 64 normally
open, single-pole switches. Any one or two keys
depressed will be de-bounced and decoded. An interrupt
is generated whenever a stable set of depressed keys is
detected. If the keypad is not utilized, the 16 column/row
pins may be used as general purpose I/O. The Keypad
interface:
Provides scanning, debounce, and decoding for a 64-
key switch array.
Scans an 8-row by 8-column matrix.
May decode 2 keys at once.
Generates an interrupt when a new stable key is
determined.
Also generates a 3-key reset interrupt.
Table F. LCD Interface Pin Assignments
Pin Mnemonic
Pin Description
SPCLK
Pixel Clock
P[17:0]
Pixel Data Bus [17:0]
HSYNC / LP
Horizontal
Synchronization / Line Pulse
VCSYNC / FP
Vertical or Composite
Synchronization / Frame Pulse
BLANK
Composite Blank
BRIGHT
Pulse Width Modulated Brightness
Table G. Touch Screen Interface with 12-bit Analog-to-Digital
Converter Pin Assignments
Pin Mnemonic
Pin Description
Xp, Xm
Touch screen ADC X Axis
Yp, Ym
Touch screen ADC Y Axis
SXp, SXm
Touch screen ADC X Axis
Voltage Feedback
SYp, SYm
Touch screen ADC Y Axis
Voltage Feedback
Table H. 64-Key Keypad Interface Pin Assignments
Pin Mnemonic
Pin
Description
Alternative Usage
COL[7:0]
Key Matrix Column
Inputs
General Purpose I/O
ROW[7:0]
Key Matrix Row
Inputs
General Purpose I/O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP9315-CB | Enhanced Universal Platform System-on-Chip Processor |
| EP9315-CBZ | Enhanced Universal Platform System-on-Chip Processor |
| EPA480C-SOT89 | DC-6GHz High Efficiency Heterojunction Power FET |
| EPA480 | DC-6GHz High Efficiency Heterojunction Power FET |
| EPB025A | Low Noise High Gain Heterojunction FET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP9315A-Z | 制造商:Cirrus Logic 功能描述:- Bulk |
| EP9315CB | 制造商:Cirrus Logic 功能描述: |
| EP9315-CB | 功能描述:微處理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| EP9315CB/E0 | 制造商:Cirrus Logic 功能描述: |
| EP9315CB/E1 | 制造商:Cirrus Logic 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。