參數(shù)資料
型號： EP9315
廠商： Cirrus Logic, Inc.
英文描述： Enhanced Universal Platform System-on-Chip Processor
中文描述： 增強型通用平臺上系統(tǒng)芯片處理器
文件頁數(shù)： 4/64頁
文件大?。?/td> 1031K
代理商： EP9315
4
Copyright 2005 Cirrus Logic (All Rights Reserved)
DS638PP4
EP9315
Enhanced Universal Platform SOC Processor
List of Figures
Figure 1. Timing Diagram Drawing Key .................................................................................14
Figure 2. SDRAM Load Mode Register Cycle Timing Measurement .....................................15
Figure 3. SDRAM Burst Read Cycle Timing Measurement ...................................................16
Figure 4. SDRAM Burst Write Cycle Timing Measurement ...................................................17
Figure 5. SDRAM Auto Refresh Cycle Timing Measurement ................................................18
Figure 6. Static Memory Single Word Read Cycle Timing Measurement ..............................19
Figure 7. Static Memory Single Word Write Cycle Timing Measurement ..............................20
Figure 8. Static Memory Multiple Word Read 8-bit Cycle Timing Measurement ....................21
Figure 9. Static Memory Multiple Word Write 8-bit Cycle Timing Measurement ....................22
Figure 10. Static Memory Multiple Word Read 16-bit Cycle Timing Measurement ................23
Figure 11. Static Memory Multiple Word Write 16-bit Cycle Timing Measurement ................24
Figure 12. Static Memory Burst Read Cycle Timing Measurement .......................................25
Figure 13. Static Memory Burst Write Cycle Timing Measurement .......................................26
Figure 14. Static Memory Single Read Wait Cycle Timing Measurement .............................27
Figure 15. Static Memory Single Write Wait Cycle Timing Measurement ..............................28
Figure 16. Static Memory Turnaround Cycle Timing Measurement .......................................29
Figure 17. PCMCIA Read Cycle Timing Measurement ..........................................................30
Figure 18. PCMCIA Write Cycle Timing Measurement ..........................................................31
Figure 19. Register Transfer to/from Device ..........................................................................33
Figure 20. PIO Data Transfer to/from Device .........................................................................35
Figure 21. Initiating an Ultra DMA data-in Burst .....................................................................37
Figure 22. Sustained Ultra DMA data-in Burst .......................................................................38
Figure 23. Host Pausing an Ultra DMA data-in Burst .............................................................38
Figure 24. Device Terminating an Ultra DMA data-in Burst ...................................................39
Figure 25. Host Terminating an Ultra DMA data-in Burst .......................................................40
Figure 26. Initiating an Ultra DMA data-out Burst ..................................................................41
Figure 27. Sustained Ultra DMA data-out Burst .....................................................................42
Figure 28. Device Pausing an Ultra DMA data-out Burst .......................................................42
Figure 29. Host Terminating an Ultra DMA data-out Burst ....................................................43
Figure 30. Device Terminating an Ultra DMA data-out Burst .................................................44
Figure 31. Ethernet MAC Timing Measurement .....................................................................46
Figure 32.
TI
Single Transfer Timing Measurement ...............................................................48
Figure 33. Microwire Frame Format, Single Transfer ............................................................48
Figure 34. SPI Format with SPH=1 Timing Measurement .....................................................49
Figure 35. Inter-IC Sound (I2S) Timing Measurement ...........................................................50
Figure 36. AC ‘97 Configuration Timing Measurement ..........................................................51
Figure 37. LCD Timing Measurement ....................................................................................52
Figure 38. ADC Transfer Function .........................................................................................53
Figure 39. JTAG Timing Measurement ..................................................................................54
Figure 40. 352 Pin PBGA Pin Diagram ..................................................................................55
Figure 40. 352 PIN BGA PINOUT .........................................................................................57
相關(guān)PDF資料
PDF描述
EP9315-CB Enhanced Universal Platform System-on-Chip Processor
EP9315-CBZ Enhanced Universal Platform System-on-Chip Processor
EPA480C-SOT89 DC-6GHz High Efficiency Heterojunction Power FET
EPA480 DC-6GHz High Efficiency Heterojunction Power FET
EPB025A Low Noise High Gain Heterojunction FET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP9315A-Z 制造商:Cirrus Logic 功能描述:- Bulk
EP9315CB 制造商:Cirrus Logic 功能描述:
EP9315-CB 功能描述:微處理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
EP9315CB/E0 制造商:Cirrus Logic 功能描述:
EP9315CB/E1 制造商:Cirrus Logic 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*