參數(shù)資料
型號(hào): EP9315
廠商: Cirrus Logic, Inc.
英文描述: Enhanced Universal Platform System-on-Chip Processor
中文描述: 增強(qiáng)型通用平臺(tái)上系統(tǒng)芯片處理器
文件頁(yè)數(shù): 15/64頁(yè)
文件大?。?/td> 1031K
代理商: EP9315
DS638PP4
Copyright 2005 Cirrus Logic (All Rights Reserved)
15
EP9315
Enhanced Universal Platform SOC Processor
Memory Interface
SDRAM Load Mode Register Cycle
Figure 2
through
Figure 5
define the timings associated with all phases of the SDRAM. The following table contains the
values for the timings of each of the SDRAM modes.
Parameter
Symbol
Min
Typ
Max
Unit
SDCLK high time
t
clk_high
-
(t
HCLK
) / 2
-
ns
SDCLK low time
t
clk_low
-
(t
HCLK
) / 2
-
ns
SDCLK rise/fall time
t
clkrf
-
2
4
ns
Signal delay from SDCLK rising edge time
t
d
-
-
8
ns
Signal hold from SDCLK rising edge time
t
h
1
-
-
ns
DQMn delay from SDCLK rising edge time
t
DQd
-
-
8
ns
DQMn hold from SDCLK rising edge time
t
DQh
1
-
-
ns
DA valid setup to SDCLK rising edge time
t
DAs
2
-
-
ns
DA valid hold from SDCLK rising edge time
t
DAh
3
-
-
ns
Figure 2. SDRAM Load Mode Register Cycle Timing Measurement
SDCLK
SDCSn
RASn
CASn
SDWEn
DQMn
AD
DA
OP-Code
t
clk_high
t
clk_low
t
clkrf
t
d
t
h
相關(guān)PDF資料
PDF描述
EP9315-CB Enhanced Universal Platform System-on-Chip Processor
EP9315-CBZ Enhanced Universal Platform System-on-Chip Processor
EPA480C-SOT89 DC-6GHz High Efficiency Heterojunction Power FET
EPA480 DC-6GHz High Efficiency Heterojunction Power FET
EPB025A Low Noise High Gain Heterojunction FET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP9315A-Z 制造商:Cirrus Logic 功能描述:- Bulk
EP9315CB 制造商:Cirrus Logic 功能描述:
EP9315-CB 功能描述:微處理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
EP9315CB/E0 制造商:Cirrus Logic 功能描述:
EP9315CB/E1 制造商:Cirrus Logic 功能描述: