- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362743 > EP9302-IQZ (Cirrus Logic, Inc.) High-speed ARM9 System-on-chip Processor with MaverickCrunch PDF資料下載
參數(shù)資料
| 型號： | EP9302-IQZ |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | High-speed ARM9 System-on-chip Processor with MaverickCrunch |
| 中文描述： | 高速ARM9的系統(tǒng)級芯片處理器MaverickCrunch |
| 文件頁數(shù)： | 34/42頁 |
| 文件大?。?/td> | 302K |
| 代理商： | EP9302-IQZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
34
Copyright 2005 Cirrus Logic (All Rights Reserved)
DS653PP3
EP9302
High-speed ARM9 System-on-chip Processor with MaverickCrunch
ADC
Note:
ADIV refers to bit 16 in the KeyTchClkDiv register.
ADIV = 0 means the input clock to the ADC module is equal to the external 14.7456 MHz clock divided by 4.
ADIV = 1 means the input clock to the ADC module is equal to the external 14.7456 MHz clock divided by 16.
Using the ADC:
This ADC has a state-machine based conversion engine that automates the conversion process. The initiator for a
conversion is the read access of the TSXYResult register by the CPU. The data returned from reading this register
contains the result as well as the status bit indicating the state of the ADC. However, this peripheral requires a delay
between each successful conversion and the issue of the next conversion command, or else the returned value of
successive samples may not reflect the analog input. Since the state of the ADC state machine is returned through the
same channel used to initiate the conversion process, there must be a delay inserted after every complete conversion.
Note that reading TSXYResult during a conversion will not affect the result of the ongoing process.
The following is a recommended procedure for safely polling the ADC from software:
1. Read the TSXYResult register into a local variable to initiate a conversion.
2. If the value of bit 31 of the local variable is '0' then repeat step 1.
3. Delay long enough to meet the maximum sample rate as shown above.
4. Mask the local variable with 0xFFFF to remove extraneous data.
5. If signed mode is used, do a sign extend of the lower halfword.
6. Return the sampled value.
Parameter
Comment
Value
Units
Resolution
No missing codes
Range of 0 to 3.3 V
50K counts (approximate)
Integral non-linearity
0.01%
Offset error
±15
mV
Full scale error
0.2%
Maximum sample rate
ADIV = 0
ADIV = 1
3750
925
Samples per second
Samples per second
Channel switch settling time
ADIV = 0
ADIV = 1
500
2
μ
s
ms
Noise (RMS) - typical
120
μ
V
Figure 21. ADC Transfer Function
0
Vref/2
Vref
0000
FFFF
61A8
9E58
A/D Converter Transfer Function
(approximately ±25,000 counts)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP9307 | ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN |
| EP9307-CR | ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN |
| EP9307-CRZ | ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN |
| EP9307-ERZ | ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN |
| EP9307-IR | ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP9303 | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
| EP9303-CQZ | 制造商:Cirrus Logic 功能描述: |
| EP9304 | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
| EP9305 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DELAY LINE|FIXED TAPS|1-LINE|5-TAP|HYBRID|DIP|14PIN|PLASTIC |
| EP9306 | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。