參數(shù)資料
型號： EP7211-CV-A
廠商： CIRRUS LOGIC INC
元件分類： 外設(shè)及接口
英文描述： HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
中文描述： MULTIFUNCTION PERIPHERAL, PQFP208
封裝： LQFP-208
文件頁數(shù)： 7/166頁
文件大?。?/td> 2623K
代理商： EP7211-CV-A
EP7211
High-Performance Ultra-Low-Power System-on-Chip with LCD Controller
7
DS352PP3
JUL 2001
5.6
5.7
5.8
5.9
LEDFLSH Register................................................................................................................................104
PMPCON Pump Control Register .........................................................................................................105
CODR
—
The CODEC Interface Data Register....................................................................................106
UART Registers ....................................................................................................................................106
5.9.1
UARTDR1
–
2 UART1
–
2 Data Registers...................................................................................106
5.9.2
UBRLCR1
–
2 UART1
–
2 Bit Rate and Line Control Registers...................................................107
5.10 LCD Registers.......................................................................................................................................108
5.10.1 LCDCON
—
The LCD Control Register ...................................................................................108
5.10.2 PALLSW Least Significant Word
—
LCD Palette Register.......................................................110
5.10.3 PALMSW Most Significant Word
—
LCD Palette Register.......................................................110
5.10.4 FBADDR LCD Frame Buffer Start Address.............................................................................. 111
5.11 SSI Register.......................................................................................................................................... 111
5.11.1
SYNCIO Synchronous Serial ADC Interface Data Register..................................................... 111
5.12 STFCLR Clear all
‘
Start Up Reason
’
flags location ...............................................................................113
5.13
‘
End Of Interrupt
’
Locations...................................................................................................................113
5.13.1 BLEOI Battery Low End of Interrupt.........................................................................................113
5.13.2 MCEOI Media Changed End of Interrupt .................................................................................113
5.13.3 TEOI Tick End of Interrupt Location.........................................................................................113
5.13.4 TC1EOI TC1 End of Interrupt Location ....................................................................................113
5.13.5 TC2EOI TC2 End of Interrupt Location ....................................................................................113
5.13.6 RTCEOI RTC Match End of Interrupt.......................................................................................113
5.13.7 UMSEOI UART1 Modem Status Changed End of Interrupt.....................................................114
5.13.8 COEOI Codec End of Interrupt Location..................................................................................114
5.13.9 KBDEOI Keyboard End of Interrupt Location...........................................................................114
5.13.10 SRXEOF End of Interrupt Location ..........................................................................................114
5.14 State Control Registers .........................................................................................................................114
5.14.1 STDBY Enter the Standby State Location................................................................................114
5.14.2 HALT Enter the Idle State Location ..........................................................................................114
5.15 SS2 Registers .......................................................................................................................................115
5.15.1 SS2DR Synchronous Serial Interface 2 Data Register ............................................................115
5.15.2 SS2POP Synchronous Serial Interface 2 Pop Residual Byte ..................................................115
5.16 MCP Register Definitions ......................................................................................................................115
5.16.1 MCP Control Register ..............................................................................................................116
5.16.1.1 Audio Sample Rate Divisor (ASD) ...........................................................................116
5.16.1.2 Telecom Sample Rate Divisor (TSD) .......................................................................117
5.16.1.3 Multimedia Communications Port Enable (MCE).....................................................117
5.16.1.4 A/D Sampling Mode (ADM)......................................................................................118
5.16.1.5 MCP Interrupt Generation........................................................................................118
5.16.1.6 Telecom Transmit FIFO Interrupt Mask (TTM).........................................................118
5.16.1.7 Telecom Receive FIFO Interrupt Mask (TRM) .........................................................118
5.16.1.8 Audio Transmit FIFO Interrupt Mask (ATM) .............................................................119
5.16.1.9 Audio Receive FIFO Interrupt Mask (ARM) .............................................................119
5.16.1.10 Loop Back Mode (LBM) ...........................................................................................119
5.16.2 MCP Data Registers.................................................................................................................121
5.16.2.1 MCP Data Register 0 ...............................................................................................121
5.16.2.2 MCP Data Register 1 ...............................................................................................123
5.16.2.3 MCP Data Register 2 ...............................................................................................125
5.16.3 MCP Status Register................................................................................................................127
相關(guān)PDF資料
PDF描述
EP7212 HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CB-A HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CV-A HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7309 HIGH PERFORMANCE LOW POWER SYSTEM ON CHIP ENHANCED DIGITAL AUDIO INTERFACE
EP7309-CB-C CONN MODULAR JACK 8-8 R/A UNSHLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP7211-CV-D 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP7212 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CB-A 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CV-A 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CV-D 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*