參數(shù)資料
型號(hào): EP7211-CV-A
廠商: CIRRUS LOGIC INC
元件分類(lèi): 外設(shè)及接口
英文描述: HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
中文描述: MULTIFUNCTION PERIPHERAL, PQFP208
封裝: LQFP-208
文件頁(yè)數(shù): 116/166頁(yè)
文件大?。?/td> 2623K
代理商: EP7211-CV-A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)當(dāng)前第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)
EP7211
High-Performance Ultra-Low-Power System-on-Chip with LCD Controller
116
Register Descriptions
DS352PP3
JUL 2001
calculated using the equation below, where ASD is the decimal equivalent of the binary value
programmed within the bit-field. Note that ASD must be programmed with a value of 6 or larger.
Unpredictable results occur for ASD values smaller than 6. As mentioned elsewhere, the sample
frequency is derived from the equation:
Sample Rate = (MCP
s serial clock frequency) / (32 x ASD)
Using the MCP clock of 9.216 MHz, and an ASD value of 13, a nominal audio codec sample
frequency of 22.05 kHz is achieved within an error of
±
0.5%. Although the existing MCP design
includes a provisional input from an external clock and it can be programmed to accept an external
clock, this feature is not enabled in the EP7211.
5.16.1.2
Telecom Sample Rate Divisor (TSD)
The 7-bit telecom sample rate divisor (TSD) bit field is used to synchronize the MCP with the sample
rate of the telecom codec. The telecom sample rate clock is required for the same reason and works
exactly like the audio sample rate clock, except for one minor difference. The valid TSD values range
from 16 to 127 (instead of 6), allowing a total of 112 different audio sample rates to be selected,
ranging from a minimum of 2.953 K samples per second to a maximum of 23.44 K samples per
second.
The resulting telecom sample clock rate, given a specific TSD value can be calculated using the
equation below, where TSD is the decimal equivalent of the binary value programmed within the bit-
field. Although (e.g., in the UCB1100 Philips telecom codec), the telecom divisor can be
programmed with values in the range 6
127, note that TSD must be programmed with a value of 16
or larger. Unpredictable results occur for TSD values smaller than 16. As mentioned elsewhere, the
sample frequency is derived from the equation:
Sample Rate = (MCP
s serial clock frequency) / (32 x TSD)
Using a TSD modulus of 40 and the MCP
s serial clock at 9.216 MHz, the exact nominal Telecom
Sample Frequency of 7.2 kHz is achieved.
5.16.1.3
Multimedia Communications Port Enable (MCE)
The MCP enable (MCE) bit is used to enable and disable all MCP operation.
When the MCP is disabled, all of its clocks are powered down to minimize power consumption. Note
that MCE is the only control bit within the MCP that is reset to a known state. It is cleared to zero to
ensure the MCP is disabled following a reset of the device.
When the MCP is enabled,
SCLK
begins to transition and the start of the first frame is signaled by
driving the
SIBSYNC
pin high for one
SCLK
period. The rising-edge of
SIBSYNC
coincides with
the rising-edge of
SCLK
. As long as the MCE bit is set, the MCP operates continuously, transmitting
and receiving 128 bit data frames. When the MCE bit is cleared, the MCP is disabled immediately,
causing the current frame which is being transmitted to be terminated. Clearing MCE resets the
MCP
s FIFOs. However MCP data register 3, the control and the status registers are not reset. The
user must ensure these registers are properly reconfigured before re-enabling the MCP.
相關(guān)PDF資料
PDF描述
EP7212 HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CB-A HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CV-A HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7309 HIGH PERFORMANCE LOW POWER SYSTEM ON CHIP ENHANCED DIGITAL AUDIO INTERFACE
EP7309-CB-C CONN MODULAR JACK 8-8 R/A UNSHLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP7211-CV-D 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP7212 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CB-A 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CV-A 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
EP7212-CV-D 制造商:Rochester Electronics LLC 功能描述:- Bulk