Altera Corporation
4–73
June 2009
Stratix II GX Device Handbook, Volume 1
DC and Switching Characteristics
tM512CLR
Minimum clear
pulse width
144
151
160
192
ps
(1)
The M512 block fMAX obtained using the Quartus II software does not necessarily equal to 1/TM512RC.
(2)
This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
(3)
This column refers to –3 speed grades for EP2SGX130 devices.
Table 4–60. M4K Block Internal Timing Microparameters (Part 1 of 2)
Symbol
Parameter
-3 Speed Grade
-3 Speed Grade
-4 Speed Grade -5 Speed Grade
Unit
Min
Max
Min
Max
Min
Max
Min
Max
tM4KRC
Synchronous
read cycle time
1462
2240
1462
2351
1462
2500
1462
3000
ps
tM4KWERESU
Write or read
enable setup
time before clock
22
23
24
29
ps
tM4KWEREH
Write or read
enable hold time
after clock
203
213
226
272
ps
tM4KBESU
Byte enable
setup time before
clock
22
23
24
29
ps
tM4KBEH
Byte enable hold
time after clock
203
213
226
272
ps
tM4KDATAASU
A port data setup
time before clock
22
23
24
29
ps
tM4KDATAAH
A port data hold
time after clock
203
213
226
272
ps
tM4KADDRASU
A port address
setup time before
clock
22
23
24
29
ps
tM4KADDRAH
A port address
hold time after
clock
203
213
226
272
ps
tM4KDATABSU
B port data setup
time before clock
22
23
24
29
ps
Table 4–59. M512 Block Internal Timing Microparameters (Part 2 of 2)
Symbol
Parameter
-3 Speed
Grade(2)
-3 Speed Grade
(3)
-4 Speed Grade -5 Speed Grade
Unit
Min
Max
Min
Max
Min
Max
Min
Max