Altera Corporation
4–71
June 2009
Stratix II GX Device Handbook, Volume 1
DC and Switching Characteristics
tINREG2PIPE9
Input register to
DSP block pipeline
register in 9 × 9-bit
mode
1312
2030
1312
2131
1312
2266
1312
2720
ps
tINREG2PIPE18
Input register to
DSP block pipeline
register in 18 × 18-
bit mode
1302
2010
1302
2110
1302
2244
1302
2693
ps
tINREG2PIPE36
Input register to
DSP block pipeline
register in 36 × 36-
bit mode
1302
2010
1302
2110
1302
2244
1302
2693
ps
tPIPE2OUTREG2ADD DSP block pipeline
register to output
register delay in
two-multipliers
adder mode
924
1450
924
1522
924
1618
924
1943
ps
tPIPE2OUTREG4ADD DSP block pipeline
register to output
register delay in
four-multipliers
adder mode
1134
1850
1134
1942
1134
2065
1134
2479
ps
tPD9
Combinational input
to output delay for
9×9
2100
2880
2100
3024
2100
3214
2100
3859
ps
tPD18
Combinational input
to output delay for
18 × 18
2110
2990
2110
3139
2110
3337
2110
4006
ps
tPD36
Combinational input
to output delay for
36 × 36
2939
4450
2939
4672
2939
4967
2939
5962
ps
tCLR
Minimum clear pulse
width
2212
2322
2469
2964
ps
tCLKL
Minimum clock low
time
1190
1249
1328
1594
ps
tCLKH
Minimum clock high
time
1190
1249
1328
1594
ps
(1)
This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
(2)
This column refers to –3 speed grades for EP2SGX130 devices.
Table 4–58. DSP Block Internal Timing Microparameters (Part 2 of 2)
Symbol
Parameter
-3 Speed
Grade (1)
-3 Speed
Grade (2)
-4 Speed
Grade
-5 Speed
Grade
Unit
Min
Max
Min
Max
Min
Max
Min
Max