參數(shù)資料
型號: EP20K30EQC208-1
廠商: Altera
文件頁數(shù): 55/117頁
文件大小: 0K
描述: IC APEX 20KE FPGA 300K 208-PQFP
標(biāo)準(zhǔn)包裝: 24
系列: APEX-20K®
LAB/CLB數(shù): 120
邏輯元件/單元數(shù): 1200
RAM 位總計: 24576
輸入/輸出數(shù): 125
門數(shù): 113000
電源電壓: 1.71 V ~ 1.89 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
42
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Each IOE drives a row, column, MegaLAB, or local interconnect when
used as an input or bidirectional pin. A row IOE can drive a local,
MegaLAB, row, and column interconnect; a column IOE can drive the
column interconnect. Figure 27 shows how a row IOE connects to the
interconnect.
Figure 27. Row IOE Connection to the Interconnect
Row Interconnect
MegaLAB Interconnect
Any LE can drive a
pin through the row,
column, and MegaLAB
interconnect.
An LE can drive a pin through the
local interconnect for faster
clock-to-output times.
IOE
Each IOE can drive local,
MegaLAB, row, and column
interconnect. Each IOE data
and OE signal is driven by
the local interconnect.
LAB
相關(guān)PDF資料
PDF描述
EP2AGX260FF35I3 IC ARRIA II GX 260K 1152FBGA
EP2S130F1508I5 IC STRATIX II FPGA 130K 1508FBGA
EP2SGX90FF1508C5ES IC STRATIX II GX 90K 1508-FBGA
EP3SL340F1760C3N IC STRATIX III L 340K 1760-FBGA
EP4CGX150DF31I7 IC CYCLONE IV FPGA 150K 896FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K30EQC208-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K30EQC208-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K30EQC208-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K30EQC208-3 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K30EQC208-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA