Notes to" />
參數(shù)資料
型號: EP20K30EQC208-1
廠商: Altera
文件頁數(shù): 54/117頁
文件大?。?/td> 0K
描述: IC APEX 20KE FPGA 300K 208-PQFP
標(biāo)準(zhǔn)包裝: 24
系列: APEX-20K®
LAB/CLB數(shù): 120
邏輯元件/單元數(shù): 1200
RAM 位總計: 24576
輸入/輸出數(shù): 125
門數(shù): 113000
電源電壓: 1.71 V ~ 1.89 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
Altera Corporation
41
APEX 20K Programmable Logic Device Family Data Sheet
Figure 26. APEX 20KE Bidirectional I/O Registers
Notes to Figure 26:
(1)
This programmable delay has four settings: off and three levels of delay.
(2)
The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.
VCC
OE[7..0]
CLK[1..0]
ENA[5..0]
CLRn[1..0]
Peripheral Control
Bus
CLRN/
PRN
D
Q
ENA
VCC
4 Dedicated
Clock Inputs
Chip-Wide
Output Enable
CLK[3..0]
4
12
VCC
Chip-Wide
Reset
Input Pin to
Core Delay
(1)
Slew-Rate
Control
Open-Drain
Output
VCCIO
Optional
PCI Clamp
Output Register
t
Delay
Core to Output
Register Delay
Input Pin to Input
Register Delay
CLRN
DQ
ENA
VCC
Chip-Wide
Reset
Input Register
Output Register
CLRN
DQ
ENA
Chip-Wide Reset
VCC
OE Register
VCC
4 Dedicated
Inputs
Row, Column, FastRow,
or Local Interconnect
Clock Enable
Delay
(1)
Input Pin to
Core Delay
(1)
CO
Input Pin to
Core Delay
(1)
相關(guān)PDF資料
PDF描述
EP2AGX260FF35I3 IC ARRIA II GX 260K 1152FBGA
EP2S130F1508I5 IC STRATIX II FPGA 130K 1508FBGA
EP2SGX90FF1508C5ES IC STRATIX II GX 90K 1508-FBGA
EP3SL340F1760C3N IC STRATIX III L 340K 1760-FBGA
EP4CGX150DF31I7 IC CYCLONE IV FPGA 150K 896FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K30EQC208-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K30EQC208-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K30EQC208-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K30EQC208-3 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K30EQC208-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA