- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97907 > ELANSC310 Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | ELANSC310 |
| 英文描述： | Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller |
| 中文描述： | 義隆SC310 -伊蘭SC310單芯片。 32位。的PC / AT單片機(jī) |
| 文件頁(yè)數(shù)： | 69/119頁(yè) |
| 文件大小： | 1167K |
| 代理商： | ELANSC310 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)當(dāng)前第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
lanSC310 Microcontroller Data Sheet
53
PREL IMINARY
Parallel Port Anomalies
General
The lanSC310 microcontroller parallel port can be
physically mapped to three different I/O locations or
can be completely disabled. These I/O locations are
3B(x)h, 37(x)h, and 27(x)h. Typically the system BIOS
or a software driver sets up the port at system boot
time. Generally, LPT1 is set up by software to be asso-
ciated with IRQ7, and LPT2 (and LPT3 if desired) is set
up to be associated with IRQ5. In the lanSC310 mi-
crocontroller, the parallel port is always associated with
IRQ7. This cannot be changed regardless of the I/O lo-
cation to which the parallel port is mapped.
Local Bus or Maximum ISA Configuration
The Parallel Port Address Select Register, Port 3D4h,
Index 20h, controls the parallel port mapping. If the Bus
Mode Initialization Register, port 3D4h, Index 19h, has
been configured to its mandatory bit settings prior to
configuring the Parallel Port Address Select Register,
the parallel port cannot be remapped. This can cause
the system boot sequence to require modification such
that the parallel port is set up prior to Port 3D4h, Index
19h being configured. For more details about this
anomaly, see chapters 3 and 4 of the
lanTMSC310
Programmer’s Reference Manual, order #20665.
PC/AT Support Features
The lanSC310 microcontroller provides all of the sup-
port functions found in the original PC/AT. These in-
clude the Port B status and control bits, speaker
control, extensions for fast reset, and A20 gate control.
(Fast CPU reset and fast A20 gate functions are con-
trolled by either the Miscellaneous 1 Register, Index
6Fh, or port 92h). For more information, see Chapter 3
of the
lanTMSC310 Microcontroller Programmer’s
Reference Manual, order #20665.
The lanSC310 microcontroller also includes support
for port B, and a miscellaneous PC/AT register that al-
lows direct programming of the speaker via the SPK
line. In addition, the lanSC310 microcontroller also
generates a chip select and clock source for an exter-
nal, standard 8042 keyboard controller or the PC/XT
keyboard feature.
Note: For more information about the PC/AT and PC/
XT keyboard interface, see Appendix B of the
lanTMSC310 Microcontroller Programmer’s Refer-
ence Manual, order #20665.
Port B and NMI Control
Port B is a PC/AT-standard miscellaneous feature con-
trol register that is located at I/O address 061h. The
lower 4 bits of the 8-bit register are read/write control
bits that enable or disable NMI check condition sources
and sound generation features. The top, or most signif-
icant 4 bits are read/write bits that return status and di-
agnostic information and control the PC/XT keyboard
interface.
There is a master NMI enable function provided that
can inhibit any NMIs from reaching the CPU regardless
of the state of the individual source enables. This mas-
ter NMI control is located as a single bit (7) of the reg-
373 Octal D Transparent Latch
SD7–SD0
Parallel Port
Data Bus
DQ
EN
OE
PPOEN
IOW
IOR
244 type buffer
YA
ENB
PPDCS
Figure 6.
The lanSC310 Microcontroller Bidirectional Parallel Port and EPP Implementation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC410 | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0°C to 70°C; Package: 16-QFN |
| ELH0032G | Fast Operational Amplifier |
| ELH0033G | Fast Buffer Amplifier |
| ELH0101CK | Dual Regulator-Standard Buck PWM and Linear Power Controller; Temperature Range: 0°C to 70°C; Package: 8-SOIC T&R |
| ELH0101ACK | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: -40°C to 85°C; Package: 16-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC310-25 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
| ELANSC310-25KC | 制造商:ADVANCED MICRO DEVICES,INC 功能描述: |
| ELANSC310-25KI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
| ELANSC310-25VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| ELANSC310-33 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。