參數(shù)資料
型號(hào)： ELANSC310
英文描述： Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller
中文描述： 義隆SC310 -伊蘭SC310單芯片。 32位。的PC / AT單片機(jī)
文件頁(yè)數(shù)： 45/119頁(yè)
文件大小： 1167K
代理商： ELANSC310
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
lanSC310 Microcontroller Data Sheet
31
PREL IMINARY
SYSTEM INTERFACE
AEN [TDI]
DMA Address Enable (Output; Active High)
AEN is used to indicate that the current address active
on the SA23–SA0 address bus is a memory address
and that the current cycle is a DMA cycle. All I/O de-
vices should use this signal in decoding their I/O ad-
dresses and should not respond when this signal is
asserted. When AEN is asserted, the DACKx signals
are used to select the appropriate I/O device for the
DMA transfer.
This is a dual-function pin. When the JTAGEN signal is
asserted, it functions as the TDI, JTAG Test Data Input
pin.
D15–D0
System Data Bus (Bidirectional; Active High)
The System Data Bus inputs data during memory and
I/O read cycles, and outputs data during memory and
I/O write cycles. During Local Bus and DRAM/SRAM
cycles, this bus represents the CPU data bus.
DACK2 [TCK]
DMA Channel 2 Acknowledge (Output; Active Low)
This output indicates that the current transfer is a DMA
transfer to the I/O device connected to this DMA chan-
nel. In PC-compatible system designs, this signal can
be connected to the floppy disk controller DMA ac-
knowledge input.
This is a dual-function pin. When the JTAGEN signal is
asserted, it functions as the TCK (JTAG Test Clock)
for more information on the function of this pin during
Test mode.
DBUFOE
Data Buffer Output Enable (Output; Active Low)
This output is used to control the output enable on the
system data bus buffer. When Low, the outputs of the
Data Bus Buffer are enabled.
DRQ2 [TDO]
DMA Channel 2 Request (Input; Active High
with Internal Pulldown)
This input is used to request a DMA transfer. It can be
connected to the floppy disk controller DMA request
output in PC-compatible system designs.
This is a dual-function pin. When the JTAGEN signal is
asserted, it will function as the TDO, JTAG Test Data
page 37 for more information on the function of this pin
during Test mode.
ENDIRH
High Byte Data Buffer Direction Control
(Output; Active High)
This output controls the transceiver on the high byte of
the data bus, bits 15–8. When asserted, this signal is
used to enable the data from the lanSC310 microcon-
troller data bus to the buffered data bus.
ENDIRL
Low Byte Data Buffer Direction Control
(Output; Active High)
This output controls the transceiver on the low byte of
the data bus, bits 7–0. When asserted, this signal is
used to enable the data from the lanSC310 microcon-
troller data bus to the buffered data bus.
IOCHRDY
I/O Channel Ready (Input; Active High)
This signal is used by ISA slave devices to add wait
states to the current transfer. When this signal is deas-
serted, wait states are added.
IOCS16
(Input; Active Low)
This input is used to signal to the ISA control logic that
the targeted I/O device is a 16-bit device.
IOCS16
is generated by a 16-bit ISA I/O expansion
board when the board recognizes it is being ad-
dressed. IOCS16 provides the same function for 16-bit
I/O expansion devices as the MCS16 signal provides for
16-bit memory devices.
Note: IOCS16 is internally ORed with MCS16. Do not
tie IOCS16 Low.
For more information about the IOCS16 pin, see the
Using 16-Bit ROMCS Designs in lanTMSC300 and
lanSC310 Microcontrollers Application Note, order
#21825.
IOR
I/O Read Command (Output; Active Low)
The IOR signal indicates that the current cycle is a read
of the currently selected I/O device. When this signal is
asserted, the selected I/O device can drive data onto
the data bus.
IOW
I/O Write Command (Output; Active Low)
The IOW signal indicates that the current cycle is a
write of the currently selected I/O device. When this
signal is asserted, the selected I/O device can latch
data from the data bus.
相關(guān)PDF資料
PDF描述
ELANSC410 Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0&degC to 70°C; Package: 16-QFN
ELH0032G Fast Operational Amplifier
ELH0033G Fast Buffer Amplifier
ELH0101CK Dual Regulator-Standard Buck PWM and Linear Power Controller; Temperature Range: 0&degC to 70°C; Package: 8-SOIC T&R
ELH0101ACK Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: -40°C to 85°C; Package: 16-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC310-25 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller
ELANSC310-25KC 制造商:ADVANCED MICRO DEVICES,INC 功能描述:
ELANSC310-25KI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller
ELANSC310-25VC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述:
ELANSC310-33 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*