- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362657 > ELANSC300-33KI (ADVANCED MICRO DEVICES INC) Highly Integrated, Low-Power, 32-Bit Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | ELANSC300-33KI |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| 中文描述： | 32-BIT, 33 MHz, MICROCONTROLLER, PQFP208 |
| 封裝： | SHRINK, PLASTIC, QFP-208 |
| 文件頁(yè)數(shù)： | 63/139頁(yè) |
| 文件大?。?/td> | 1388K |
| 代理商： | ELANSC300-33KI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
élanSC300 Microcontroller Data Sheet
63
P R E L I M I N A R Y
lower 4 bits of the 8-bit register are read/write control
bits that enable or disable NMI check condition sources
and sound generation features. The top, or most signif-
icant, 4 bits are read/write bits that return status and di-
agnostic information and control the PC/XT keyboard
interface.
There is a master NMI enable function provided that
can inhibit any NMIs from reaching the CPU regardless
of the state of the individual source enables. This mas-
ter NMI control is located as a single bit (7) of the reg-
ister at I/O address 070h. The default value for the NMI
enable bit is 1, which inhibits NMI generation.The NMI
enable bit (7) is a write-only bit, and is active Low. The
remaining bits of the register located at 070h (
6–0) con-
trol the RTC function. Because the RTC portion of this
register is only 7 bits wide and is also write only, there
is no conflict between the two functions. This register is
discussed in more detail in the RTC section of Chapter
4 of the élanSC300 Microcontroller Programmer’s Ref-
erence Manual
, order #18470.
Speaker Interface
The PC/AT standard tone generation interface for the
system speaker is implemented in the élanSC300 mi-
crocontroller. There are two data paths to the SPKR pin
of the device. The first path is driven by the output
Channel 2 of the internal 82C54 counter/timer. The
counter/timer can be programmed in various ways to
generate a waveform at the output, OUT2. Also, the
gate input of timer Channel 2 is controlled by the T2G
bit in Port B. The timer gate can be used to inhibit tone
generation by the timer channel. The second path is
driven directly by the SPK bit in port B. This bit can be
manipulated by the CPU to generate almost any digital
waveform at the SPKR pin.
Fast A20 Address Control
With the élanSC300 microcontroller, full Real mode ad-
dress compatibility requires that address rollover at the
1-Mbyte address boundary be handled the same way
as the early 8088-based PCs were handled. This re-
quires the system address line 20 to have the capability
of being forced to 0 during Real mode execution. Con-
trol of the A20 line is supported from multiple sources.
The A20G signal in PC/AT systems is normally con-
nected to an output of the PC/AT keyboard controller. A
logic High on this input forces the pass through of the
CPU’s A20 onto the internal system address bus. A
logic Low on this input forces the system address bus
A20 line Low, as long as the internal A20 gate control
is not being utilized.
The élanSC300 microcontroller provides a high-perfor-
mance method for controlling the system A20 line, in-
dependent of the relatively slow PC/AT keyboard
controller. This internal A20 gate control is generated
by the Miscellaneous 1 Register, Index 6Fh, and Port
92h.
For more information, see the élan
TM
SC300 and
élanSC310 Microcontrollers GATEA20 Function Clari-
fication Application Note
, order #21811.
Reset Control
An external hardware reset is required in order to cor-
rectly initialize internal logic after system power-up.
See the required timings in Table 51 on page 99. Sys-
tem power supplies typically have a POWERGOOD
output signal that is used as an active Low asynchro-
nous reset input for the device. IORESET is intended
to be driven by a POWERGOOD-compatible signal.
When IORESET is driven Lo
w, the élanSC300 micro-
controller resets all of its internal logic with the excep-
tion of the RTC Valid Data/Time bit (Register D, RTC
Index 0Dh, bit 7) and some internal register configura-
tion bits. The RESIN input is intended to be driven by a
signal that indicates that the battery back-up source
has been disconnected. When RESIN is driven Low,
the élanSC300 microcontroller resets all of its internal
logic. The RESIN input buffer is a Schmitt trigger for tol-
erance of slow rise and fall times on the signal. RESIN
and IORESET are internally synchronized to the CPU
clock to provide the internal hardware reset.
For more information, see Table 24 on page 59 and
“Micro Power Off Mode” on page 55.
Besides the device hardware reset, the internal CPU
has several other possible reset sources. These other
sources only generate CPU reset.
In a standard PC/AT-type system, an RC (CPU Reset)
pin is typically connected to an output of the 8042 key-
board controller.
Also, an internal configuration register can be used to
reset the CPU in less time than that required by the ex-
ternal keyboard controller. The internal reset is con-
trolled by the Miscellaneous 1 Register, Index 6Fh, and
Port 92h.
The élanSC300 microcontroller provides both of the
CPU reset functions described above and also triggers
a CPU reset upon processor shutdown. If the CPU
reaches a state where it cannot continue to execute be-
cause of faults and error conditions, it will issue a status
code indicating shutdown, and the CPU will halt opera-
tion with no means of continuing except for a reset. If
this shutdown status is detected, a 16 clock minimum
pulse width reset is automatically sent to the CPU.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC300-33VC | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300 | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25KC | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25KI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25VC | Highly Integrated, Low-Power, 32-Bit Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC300-33VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| ELANSC300-33VI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| ELANSC310 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller |
| ELANSC310-25 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。