參數(shù)資料
型號: ELANSC300-25VC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述: 32-BIT, 25 MHz, MICROCONTROLLER, PQFP208
封裝: TQFP-208
文件頁數(shù): 57/139頁
文件大?。?/td> 1388K
代理商: ELANSC300-25VC
élanSC300 Microcontroller Data Sheet
57
P R E L I M I N A R Y
When entering Micro Power Off mode and the primary
power supply outputs are turned off, all of the
élanSC300 microcontroller’s powered-down I/O pins
are essentially tri-stated and the internal pull-ups are
removed because the VCCIO and VCC CLAMP of the
output driver have been removed, as shown in Figure
34 on page 101. This provides the ability to power off
external peripherals that are attached directly to the
élanSC300 microcontroller without concern of driving
current into the pins of the external powered-down de-
vice.
To assure that the élanSC300 microcontroller does not
draw excessive power while in this state, internal pull-
down resistors will be enabled. Enabling these resis-
tors keeps the input buffers from floating (see Figure 4).
The élanSC300 microcontroller samples the two reset
inputs (RESIN and IORESET) to logically determine
what state the power pins are in; and, in turn, controls
the internal pull-down resistors. Note that in Micro
Power Off mode, the IORESET input should be termi-
nated with a pull-down resistor if not driven Low by an
external device (see Table 24 on page 59 for informa-
tion about internal I/O pull-down states).
Micro Power Off DRAM Refresh
Refresh can be either enabled or disabled during Micro
Power Off mode, and the VMEM power can be option-
ally removed, provided that either the memory is also
powered off or all DRAM interface signals are kept at
0 V. See the timing diagrams in Figure 34 and Figure
35 on page 101 for more information.
The system designer has the option to keep the system
DRAM powered up and refreshed while the élanSC300
microcontroller is in the micro power state. A configura-
tion bit, the Micro Power Refresh Enabled bit, exists in
the PMU section of the core logic to realize this feature.
This is bit 2 of the Miscellaneous 3 Register at Index
BAh. If this bit is cleared (default), the core logic asso-
ciated with the DRAM refresh will be disabled when the
élanSC300 microcontroller is in the Micro Power state.
If the bit is set, the core logic associated with the DRAM
refresh will be enabled and functional while the
élanSC300 microcontroller is in its Micro Power state.
IN
BUF
Level
Translator and
Pre-Driver
Level
Translator and
Pre-Driver
I/O
PAD
Pull-Up
Resistor
VCCIO
VCC CLAMP
Core Logic
I/O Driver
Pins
To Core Logic
VCC Core
Force Term
Pull-Down
Resistor
Data Out
Output Enable
Where:
VCCIO = VCC5, VMEM, VSYS, VSYS2, AVCC, or VCC1
VCC CLAMP = VCC5, VMEM, or AVCC
Figure 4.
élanSC300 Microcontroller I/O Structure
相關(guān)PDF資料
PDF描述
ELANSC300-25VI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33VI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC400-100AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-33AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-33AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC300-25VI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33KC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33KI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33VC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述:
ELANSC300-33VI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller