- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362657 > ELANSC300-25VC (ADVANCED MICRO DEVICES INC) Highly Integrated, Low-Power, 32-Bit Microcontroller PDF資料下載
參數(shù)資料
| 型號： | ELANSC300-25VC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| 中文描述： | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP208 |
| 封裝： | TQFP-208 |
| 文件頁數(shù)： | 46/139頁 |
| 文件大?。?/td> | 1388K |
| 代理商： | ELANSC300-25VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁
46
élanSC300 Microcontroller Data Sheet
P R E L I M I N A R Y
Am386
SX/SXL/SXLV Data Sheet order #21020 and
the Am386
DX/DXL Data Sheet order #21017.
Along with standard 386 architectural features, the
CPU core includes SMM. SMM and the other features
of the CPU are described in the Am386DXLV and
Am386SXLV Microprocessors Technical Reference
Manual, order #16944.
Memory Controller
The élanSC300 microcontroller memory controller is a
unified control unit that supports a high-performance,
16-bit data path to DRAM or SRAM. No external mem-
ory bus buffers are required and up to 16 Mbyte in two
16-bit banks can be supported. System memory must
always be configured as 16-bits wide. For more infor-
mation about the memory controller, see Chapter 2 of
the élan
TM
SC300 Microcontroller Programmer’s Refer-
ence Manual
, order #18470. The System Block Dia-
gram, Figure 7 on page 64 of this manual, shows a
typical palm-top memory configuration.
The élanSC300 microcontroller’s memory controller
supports an EMS-compatible Memory Mapping Sys-
tem (MMS) with 12 page registers. This facility can be
used to provide access to ROM-based software. MMS
is also used in the PCMCIA slot support. Shadow RAM
is also supported.
The Memory Controller supports one of three different
memory operating modes: SRAM, Page mode DRAM,
or Enhanced Page mode DRAM. Enhanced Page
mode increases DRAM access performance by effec-
tively doubling the DRAM page size in a two-bank
DRAM system by arranging the address lines such that
one page is spread across both DRAM banks. Both
DRAM modes use standard Fast Page mode DRAMs.
The memory controller operation is synchronous with
respect to the CPU. This ensures maximum perfor-
mance for all transfers to local memory. The clock
stretching implemented by the clock generation cir-
cuitry works to reduce synchronous logic power con-
sumption.
As shown in Table 13, the two DRAM operating modes
are defined by the MOD field in the Memory Configura-
tion Register, Index 66h, bit 0.
The élanSC300 microcontroller defaults to a DRAM in-
terface. The SRAM mode is selected via bit 0 of the
Miscellaneous 6 Register Index 70h. The memory con-
troller provides for a direct connection of two 16-bit
banks supporting up to 16 Mbyte of DRAM, utilizing in-
dustry standard modules. The élanSC300 microcon-
troller shares the DRAM address lines MA0–MA11 with
the upper system address lines SA12–SA23 to reduce
pin count. This signal sharing is shown in Table 14.
The élanSC300 microcontroller also shares the DRAM
data bus with the system data bus on the D15–D0 pins.
In a typical system, an SD bus is created with an exter-
nal x 16 bit buffer or level translator to isolate the
DRAM data bus from the rest of the system. Refer to
the Typical System Block Diagram, Figure 7 on page
64 of this data sheet. The DRAM configurations are
supported as shown in Table 11. The bank size infor-
mation in the table also applies when system memory
is configured as SRAM; however, SRAM uses a differ-
ent addressing scheme than DRAM and shares the
same address lines as the ISA bus. Chapter 2 in the
élan
TM
SC300 Microcontroller Programmer’s Refer-
ence Manual
, order #18470, contains more informa-
tion. Note that the configurations that use 512 Kbyte x
8 bit and 1 Mbyte x 16 bit DRAMs employ asymmetrical
addressing. Table 16 and Table 17 show the relation-
ship of the CPU address mapped to the DRAM mem-
ory.
Table 13.
DRAM Mode Selection
MOD0 (Index 66h, bit 0)
0
1
Function
Page mode
Enhanced Page mode
Table 14.
MA and SA Signal Pin Sharing
System Address
SA23–SA14
SA13
SA12
DRAM Memory Address
MA9–MA0
MA10
MA11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC300-25VI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33VI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC400-100AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400-33AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400-33AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC300-25VI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33KC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33KI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| ELANSC300-33VI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。