參數(shù)資料
型號(hào)： ELANSC300-25VC
廠(chǎng)商： ADVANCED MICRO DEVICES INC
元件分類(lèi)： 微控制器/微處理器
英文描述： Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述： 32-BIT, 25 MHz, MICROCONTROLLER, PQFP208
封裝： TQFP-208
文件頁(yè)數(shù)： 49/139頁(yè)
文件大?。?/td> 1388K
代理商： ELANSC300-25VC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
élanSC300 Microcontroller Data Sheet
49
P R E L I M I N A R Y
See Table 11 for a description of the physical organization of the DRAM devices supported.
Bit 0 of the Memory Configuration 1 Register, Index 66h must be set to enable Enhanced Page mode. Bit 1 of the Memory Con-
figuration 1 Register, Index 66h, must be set for DRAM. If set for SRAM, bits 0 and 1 control wait states.
SRAM
When using SRAM instead of DRAM for main memory,
up to 16 Mbyte can be accessed, the SRAM being or-
ganized as one or two banks. Each bank is 16 bits wide
and is provided with a low and high byte select.
Notes:
1. Bit 4 of the Version Register, Index 64h must also be set for 2-Mbyte Enhanced Page mode. Also, bit 0 of Memory Configu-
ration 1 Register, Index 66h, must be a 1.
2. When 16-Mbit asymmetric DRAMs are used in a two-bank configuration (4 Mbyte), bits 1 and 0 of the Memory Configuration 1
Register, Index 66h, must be set for Enhanced Page mode only.
An SRAM memory interface is selected by setting bit 0
of the Miscellaneous 6 Register, Index 70h. If this is
done, CAS1H, CAS1L, CAS0H, and CAS0L will have
their alternate function as SRAM chip select pins 3–0
(SRCS3–SRCS0). Table 18 shows the key SRAM ac-
cess pins.
See Table 15 on page 47 for bank size settings.
The MS2–MS0 bits in the Memory Configuration Reg-
ister, Index 66, are also used to program the total
SRAM size. Bit 7 of the PCMCIA Card Reset Register,
Index B4h, must be cleared for SRAM configurations.
Table 19 contains information about SRAM wait state
logic, and Table 30 on page 71 contains SRAM inter-
face alternate pin information.
Table 17.
DRAM Address Translation (Enhanced Page Mode)
Index
B4h
Bit
7
0
Index
66h
Bits
4 3 2
0 1 0
1
Index
B1h
Bits
7 6
x x
DRAM
DRAM Address
Size
(Byte)
2M
Bank 0
(Byte)
1M
Bank 1
(Byte)
1M
RAS
CAS
RAS
CAS
RAS
CAS
RAS
CAS
RAS
CAS
RAS
CAS
MA11MA10 MA9 MA8 MA7 MA6 MA5 MA4 MA3 MA2 MA1 MA0
–
–
–
–
–
–
–
–
A20
–
–
–
–
–
A22
A11
–
–
A21
–
A19
–
A19
A10
A19
A10
–
–
A19
–
A18
A9
A18
A9
A18
A9
A18
A9
A18
–
A17
A8
A17
A8
A17
A8
A17
A8
A17
A8
A16
A7
A16
A7
A16
A7
A16
A7
A16
A7
A15
A6
A15
A6
A15
A6
A15
A6
A15
A6
A14
A5
A14
A5
A14
A5
A14
A5
A14
A5
A13
A4
A13
A4
A13
A4
A13
A4
A13
A4
A12
A3
A12
A3
A23
A3
A12
A3
A12
A3
A11
A2
A21
A2
A21
A2
A11
A2
A11
A2
A20
A1
A20
A1
A20
A1
A19
A1
A10
A1
0
1 0 0
x x
4M
2M
2M
0
1 1 0
x x
16M
8M
8M
1
x x x
0 1
1M
512K
512K
1
x x x
2
1 1
4M
2M
2M
Table 18.
SRAM Access Pins
Pin Name
SRCS0
SRCS1
SRCS2
SRCS3
SA23–SA1
MWE
I/O
O
O
O
O
O
O
Function
SRAM Bank 0 Low Byte Select
SRAM Bank 0 High Byte Select
SRAM Bank 1 Low Byte Select
SRAM Bank 1 High Byte Select
Address (16 Mbyte maximum)
Write enable
相關(guān)PDF資料
PDF描述
ELANSC300-25VI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33VI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC400-100AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-33AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-33AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC300-25VI 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33KC 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33KI 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33VC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述:
ELANSC300-33VI 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*