參數(shù)資料
型號: ELANSC300-25KC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述: 32-BIT, 25 MHz, MICROCONTROLLER, PQFP208
封裝: SHRINK, PLASTIC, QFP-208
文件頁數(shù): 60/139頁
文件大?。?/td> 1388K
代理商: ELANSC300-25KC
60
élanSC300 Microcontroller Data Sheet
P R E L I M I N A R Y
Core Peripheral Controllers
The élanSC300 microcontroller includes all the stan-
dard peripheral controllers that make up a PC/AT sys-
tem, including interrupt controller, DMA controller,
counter/timer, and ISA bus controller. For more infor-
mation, see Chapter 4 of the élan
TM
SC300 Microcon-
troller Programmer’s Reference Manual
, order #18470.
Interrupt Controller
The élanSC300 microcontroller interrupt controller is
functionally compatible with the standard cascaded
8259A controller pair as implemented in the PC/AT.
The interrupt controller block accepts requests from
peripherals, resolves priority on pending interrupts and
interrupts in service, issues an interrupt request to the
processor, and provides the interrupt vector to the
processor.
The two devices are internally connected and must be
programmed to operate in Cascade mode for operation
of all 15 interrupt channels. Interrupt controller 1 occu-
pies I/O addresses 020h–021h and is configured for
master operation in Cascade mode. Interrupt controller
2 occupies I/O addresses 0A0h–0A1h and is config-
ured for slave operation. Channel 2 (IRQ2) of interrupt
controller 1 is used for cascading and is not available
externally.
The output of Timer 0 in the counter/timer section is
connected to Channel 0 (IRQ0) of Interrupt controller 1.
IRQ0 can be programmed to generate an SMI. See
Chapter 1 of the élan
TM
SC300 Microcontroller Pro-
grammer’s Reference Manual
, order #18470. Interrupt
request from the Real-Time Clock is connected to
Channel 0 (IRQ8) of Interrupt Controller 2. IRQ13 is re-
served for the coprocessor in a PC/AT system and is
unavailable on the élanSC300 microcontroller. The
other interrupts are available to external peripherals as
in the PC/AT architecture via the IRQ15, IRQ14,
IRQ12–IRQ9, IRQ7–IRQ3, and IRQ1 inputs. Other
sources of interrupts are SMI/NMI and the PIRQ1–
PIRQ0 inputs.
The élanSC300 microcontroller interrupt controller has
programmable sources for interrupts. These program-
mable sources are controlled by the configuration reg-
isters. For more information, see Chapter 5 of the
élan
TM
SC300 Microcontroller Programmer’s Refer-
ence Manual
, order #18470.
The Interrupt controller provides interrupt information
to the élanSC300 microcontroller power management
unit to allow the monitoring of system activity. The
élanSC300 microcontroller power management unit
can then use the interrupt activity to control the Power
Management mode of the élanSC300 microcontroller.
For more information, see Chapter 1 of the
élan
TM
SC300 Microcontroller Programmer’s Refer-
ence Manual
, order #18470.
DMA Controller
The élanSC300 microcontroller DMA controller is func-
tionally compatible with the standard cascaded 8237
controller pair. Channels 0, 1, 2, and 3 are externally
available 8 bit channels. DMA Channel 4 is the cas-
cade channel. Channels 5, 6, and 7 are externally
available as 16 bit channels.
All the DMA channels are masked off on hardware
reset or when writing the DMA master reset register.
Note:
To enable the master to percolate the request to
the CPU, you must also unmask the cascade channel
(0) on the master.
The élanSC300 microcontroller supports the power-
saving clock stop feature that causes the clock to the
DMA controller to stop except when actually needed to
perform a DMA transfer. For more information about
clock states and programmable clock frequencies, see
Table 23 on page 54.
The élanSC300 microcontroller supports Single,
Block, and Demand transfer modes; however, soft-
ware-initiated DMA requests, Cascade mode for addi-
tional external DMA controllers, and Verify mode are
not supported.
For more information about the DMA controller, see the
élan
TM
SC300 Microcontroller Programmer’s Refer-
ence Manual
, order #18470.
Counter/Timer
The
élanSC300 microcontroller’s counter/timer is func-
tionally compatible with the 8254 device. A 3-channel,
general-purpose, 8254 compatible, 16-bit counter/
timer is integrated into the élanSC300 microcontroller.
It can be programmed to count in binary or in Binary
Coded Decimal (BCD). Each counter operates inde-
pendently of the other two and can be programmed for
operation as a timer or a counter. All three are con-
trolled from a common set of control logic, which pro-
vides controls to load, read, configure, and control
each counter.
All of the 8254 compatible counter/timer channels are
driven from a common clock that is internally generated
from the LS_PLL 1.1892-MHz output. The output of
Counter 0 is connected to IRQ0.
Additional Peripheral Controllers
The élanSC300 microcontroller also integrates three
other peripheral controllers commonly found in PCs,
but not considered part of the “core peripherals,”
namely a serial port or a Universal Asynchronous Re-
ceiver Transmitter (UART), a real-time clock (RTC),
相關PDF資料
PDF描述
ELANSC300-25KI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25VC Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25VI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33VI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC400-100AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
相關代理商/技術參數(shù)
參數(shù)描述
ELANSC300-25KI 制造商:Advanced Micro Devices 功能描述:32bit MCU, CISC, ROMLESS, Elan Family 制造商:Rochester Electronics LLC 功能描述:- Bulk
ELANSC300-25VC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25VI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33KC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33KI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller