- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362657 > ELANSC300-25KC (ADVANCED MICRO DEVICES INC) Highly Integrated, Low-Power, 32-Bit Microcontroller PDF資料下載
參數(shù)資料
| 型號： | ELANSC300-25KC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| 中文描述： | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP208 |
| 封裝： | SHRINK, PLASTIC, QFP-208 |
| 文件頁數(shù)： | 41/139頁 |
| 文件大小： | 1388K |
| 代理商： | ELANSC300-25KC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁
élanSC300 Microcontroller Data Sheet
41
P R E L I M I N A R Y
CP1
LCD Panel Line Clock (Output)
This is the Line Clock when in internal LCD mode and
an LCD configuration is selected. It is activated at the
start of every pixel line refresh cycle. CP1 should be
connected to the equivalent line on the LCD panel.
CP2
LCD Panel Shift Clock (Output)
This is the nibble/byte strobe when in internal LCD
mode and an LCD configuration is selected. CP2 is
also known as the shift clock or data shift. It is used by
the LCD to latch data. CP2 should be connected to the
equivalent line on the LCD panel.
DSCE
Display SRAM Chip Enable (Output; Active Low)
This signal generates the external video SRAM Chip
Enable.
DSMA14–DSMA0
Display SRAM Address Bus (Output)
These signals generate the address to the SRAM. Up
to 32 Kbyte can be supported for the display interface.
DSMD7–DSMD0
Display SRAM Data Bus (Bidirectional)
These signals provide the data bus used for the video
SRAM.
DSOE
Display SRAM Output Enable (Output; Active Low)
This signal controls the video SRAM Output Enable
pin.
DSWE
Display SRAM Write Enable (Output; Active Low)
When asserted, this signal indicates a Write to the
video SRAM.
FRM
LCD Panel Line Frame Start (Output)
This signal is asserted at the start of every frame (panel
scan) when in LCD mode and an LCD configuration is
selected. FRM is also known as FLM or frame. It should
be connected to the equivalent line on the LCD panel.
LCDD0
LCD Data Bit (Output)
When in internal LCD mode and an LCD configuration
is selected, this signal is data bit 0. LCDD0 is the LSB
and should be connected to the corresponding LSB pin
on the LCD panel.
LCDD1
LCD Data Bit (Output)
When in internal LCD mode and an LCD configuration
is selected, this signal is data bit 1. LCDD1 should be
connected to the corresponding pin on the LCD panel.
LCDD2
LCD Data Bit (Output)
When in internal LCD mode and an LCD configuration
is selected, this signal is data bit 2. LCDD2 should be
connected to the corresponding pin on the LCD panel.
LCDD3
LCD Data Bit (Output)
When in internal LCD mode and an LCD configuration
is selected, this signal is data bit 3. LCDD3 is the MSB
and should be connected to the corresponding MSB
pin on the LCD panel.
[LCDDL3–LCDDL0]
LCD Panel Data Bits for Dual-Scan Panels
(Outputs)
When the élanSC300 microcontroller is programmed
to support LCD Dual-Scan Panel mode (separate data
bits for the top and bottom half of the panel), these bits
(LCDDL3–LCDDL0) are for the bottom half of the
screen. LCDD3–LCDD0 are the data bits for the top
half of the screen. LCD Dual-Scan Panel mode is se-
lected via firmware. LCDDL0 is the LSB for the lower
panel and LCDDL3 is the MSB for the lower panel.
These pins are shared with IOCS16, MCS16, IRQ14,
and SBHE (described in “System Interface”, beginning
on page 35.) LCDDL3–LCDDL0 should be connected
to their corresponding pins on the dual-screen LCD
lower panel.
LVDD
LCD Panel VDD Voltage Control
(Output; Active Low)
This signal is used to control the assertion of the LCD’s
VDD driver. LVDD is provided to be part of the solution
in sequencing the panel’s VDD, DATA, and VEE sig-
nals in the proper order.
LVEE
LCD Panel VEE Voltage Control
(Output; Active Low)
This signal is used to control the assertion of the LCD’s
VEE driver. LVEE is provided to be part of the solution
in sequencing the panel’s VDD, DATA, and VEE sig-
nals in the proper order.
相關PDF資料 |
PDF描述 |
|---|---|
| ELANSC300-25KI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25VC | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25VI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33VI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC400-100AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC300-25KI | 制造商:Advanced Micro Devices 功能描述:32bit MCU, CISC, ROMLESS, Elan Family 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ELANSC300-25VC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25VI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33KC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33KI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。