Symphony DSP56720/DSP56721 Multi-Core Audio Processors, Rev. 5 Freescale Semicon" />
參數(shù)資料
型號(hào): DSPB56721CAG
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 22/54頁(yè)
文件大?。?/td> 0K
描述: DSP 24BIT AUD 200MHZ 144-LQFP
標(biāo)準(zhǔn)包裝: 60
系列: DSP56K/Symphony
類型: 音頻處理器
接口: 主機(jī)接口,I²C,SAI,SPI
時(shí)鐘速率: 200MHz
非易失內(nèi)存: 外部
芯片上RAM: 744kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.00V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-LQFP(20x20)
包裝: 托盤
Symphony DSP56720/DSP56721 Multi-Core Audio Processors, Rev. 5
Freescale Semiconductor
29
92
FST input (wl) to data out enable from high impedance
21.0
ns
93
FST input (wl) to transmitter #0 drive enable assertion
14.0
ns
94
Flag output valid after SCKT rising edge
14.0
9.0
x ck
i ck
ns
95
HCKR/HCKT clock cycle
2
× TC
10
ns
96
HCKT input rising edge to SCKT output
18.0
ns
97
HCKR input rising edge to SCKR output
18.0
ns
Notes:
1. VCORE_VDD = 1.00 ± 0.10 V; TJ = –40°C to 100°C; CL = 50 pF.
2. i ck = internal clock
x ck = external clock
i ck a = internal clock, asynchronous mode
(Asynchronous implies that SCKT and SCKR are two different clocks.)
i ck s = internal clock, synchronous mode
(Synchronous implies that SCKT and SCKR are the same clock.)
3. bl = bit length
wl = word length
wr = word length relative
4. SCKT(SCKT pin) = transmit clock
SCKR(SCKR pin) = receive clock
FST(FST pin) = transmit frame sync
FSR(FSR pin) = receive frame sync
HCKT(HCKT pin) = transmit high frequency clock
HCKR(HCKR pin) = receive high frequency clock
5. For the internal clock, the external clock cycle is defined by Tc and the ESAI control register.
6. The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync
signal waveform, but spreads from one serial clock before first bit clock (same as bit length frame sync signal), until the one
before last bit clock of the first word in frame.
7. Periodically sampled and not 100% tested.
8. ESAI_1, ESAI_2, ESAI_3 specs match those of ESAI.
Table 10. Enhanced Serial Audio Interface Timing Parameters (Continued)
No.
Characteristics1, 3, 4
Symbol
Expression5
Min
Max
Condition2
Unit
相關(guān)PDF資料
PDF描述
TAJY687M004RNJ CAP TANT 680UF 4V 20% 2917
MC78M08CDTRK IC REG LDO 8V .5A DPAK-3
ESM10DRUH CONN EDGECARD 20POS DIP .156 SLD
ACB65DHLD CONN EDGECARD 130PS .050 DIP SLD
ESM08DRTN CONN EDGECARD 16POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB56724AG 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Multi-Core Audio Processor 144-Pin RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56724CAG 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symphony? DSP56724/DSP56725 Multi-Core Audio Processors
DSPB56725AF 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Multi-Core Audio Processor 80-Pin RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56725CAF 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC PB FREE DSPB56724 AP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB720DB1E 功能描述:子卡和OEM板 B VERSION 720 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit