- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377001 > DSP56F807 (飛思卡爾半導體(中國)有限公司) 16-bit Hybrid Controller(16位混合控制器) PDF資料下載
參數(shù)資料
| 型號： | DSP56F807 |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | 16-bit Hybrid Controller(16位混合控制器) |
| 中文描述： | 16位混合控制器（16位混合控制器） |
| 文件頁數(shù)： | 10/52頁 |
| 文件大?。?/td> | 1124K |
| 代理商： | DSP56F807 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
10
56F807 Technical Data
2.5 Interrupt and Program Control Signals
Table 9. Bus Control Signals
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description
1
PS
Output
Tri-stated
Program Memory Select
—PS is asserted low for external program
memory access.
1
DS
Output
Tri-stated
Data Memory Select
—DS is asserted low for external data
memory access.
1
WR
Output
Tri-stated
Write Enable
—WR is asserted during external memory write
cycles. When WR is asserted low, pins D0–D15 become outputs
and the device puts data on the bus. When WR is deasserted high,
the external data is latched inside the external device. When WR is
asserted, it qualifies the A0–A15, PS, and DS pins. WR can be
connected directly to the WE pin of a Static RAM.
1
RD
Output
Tri-stated
Read Enable
—RD is asserted during external memory read cycles.
When RD is asserted low, pins D0–D15 become inputs and an
external device is enabled onto the device’s data bus. When RD is
deasserted high, the external data is latched inside the device.
When RD is asserted, it qualifies the A0–A15, PS, and DS pins. RD
can be connected directly to the OE pin of a Static RAM or ROM.
Table 10. Interrupt and Program Control Signals
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description
1
IRQA
Input
(Schmitt)
Input
External Interrupt Request A
—The IRQA input is a
synchronized external interrupt request that indicates that an
external device is requesting service. It can be programmed to
be level-sensitive or negative-edge-triggered.
1
IRQB
Input
(Schmitt)
Input
External Interrupt Request B
—The IRQB input is an external
interrupt request that indicates that an external device is
requesting service. It can be programmed to be level-sensitive
or negative-edge-triggered.
1
RSTO
Output
Output
Reset Output
—This output reflects the internal reset state of
the chip.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| DSP56F826BU80 | 16-bit Digital Signal Controllers |
| DSP56F826BU80E | 16-bit Digital Signal Controllers |
| DSP56F826E | 16-bit Digital Signal Controllers |
| DSP56F826 | 16-bit Hybrid Controller(16位混合控制器) |
| DSP56F827E | 16-bit Digital Signal Controllers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56F807EVM | 功能描述:開發(fā)板和工具包 - 其他處理器 Evaluation Kit For DSP56F807 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DSP56F807EVMUM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56F807 Evaluation Module Hardware User＇s Manual |
| DSP56F807PB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56F807 16-Bit Hybrid Controller Product Brief |
| DSP56F807PY80 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 80Mhz/ 40MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| DSP56F807PY80E | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 80Mhz/40MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。