- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385273 > DS26303 (Maxim Integrated Products, Inc.) 3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit PDF資料下載
參數(shù)資料
| 型號(hào)： | DS26303 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | 3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| 中文描述： | 3.3V、E1/T1/J1、短程、8通道線路接口單元 |
| 文件頁(yè)數(shù)： | 53/97頁(yè) |
| 文件大?。?/td> | 966K |
| 代理商： | DS26303 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)
DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit
53 of 97
6 FUNCTIONAL DESCRIPTION
6.1 Power-Up and Reset
Internal Power_On_Reset circuitry generates a reset during power-up. All registers are reset to the default values.
Writing to the software-reset register generates at least 1 s reset cycle, which has the same effect as the power-up
reset. A reset can also be performed in software by writing to
SWR
register.
6.2 Master Clock
The DS26303 requires 2.048MHz ±50ppm or 1.544MHz ±50ppm or multiple thereof. The receiver uses the MCLK
as a reference for clock recovery, jitter attenuation, and generating RCLK during LOS. The AIS transmission uses
MCLK for transmit all-ones condition. See register
MC
to set desired incoming frequency. If the PLLE bit is not set,
MCLK is whatever the incoming frequency is.
MCLK or RCLK can also be used to output CLKA. Register
CCR
is used to select the clock generated for CLKA
and the TECLK. Any RCLK can also be selected as an input to the clock generator using this same register. For a
detailed description of selections available, see
Figure 6-1
.
Figure 6-1. Pre-Scaler PLL and Clock Generator
Pre
Scaler
PLL
CLK
GEN
E1CLK
T1CLK
FREQS
MPS1..0
PLLE
PCLKS2..0
PCLKI1..0
RLCK1..8
PLLE
CLKA3..0
CLKAI
CLKA
RLOS16
CLKAE
TECLK
RLOS1
TECLKE
TECLKI
TECLKS
MCLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS26303G-120 | 3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303G-75 | 3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303GN-120 | 3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303GN-75 | 3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303L-120 | 3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS26303_07 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303-75DK | 功能描述:網(wǎng)絡(luò)開發(fā)工具 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V |
| DS26303DK | 功能描述:網(wǎng)絡(luò)開發(fā)工具 DS26303 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V |
| DS26303G-120 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303G-75 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。