- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376968 > DS2406T Dual Addressable Switch Plus 1K-Bit Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | DS2406T |
| 英文描述： | Dual Addressable Switch Plus 1K-Bit Memory |
| 中文描述： | 雙址開關(guān)與1K位存儲(chǔ)器 |
| 文件頁數(shù)： | 23/30頁 |
| 文件大?。?/td> | 156K |
| 代理商： | DS2406T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
DS2406
23 of 30
1-WIRE SIGNALING
The DS2406 requires strict protocols to ensure data integrity. The protocol consists of five types of
signaling on one line: Reset Sequence with Reset Pulse and Presence Pulse, Write 0, Write 1, Read Data
and Program Pulse. Except for the presence pulse the bus master initiates all these signals.
The initialization sequence required to begin any communication with the DS2406 is shown in Figure 14.
A reset pulse followed by a presence pulse indicates the DS2406 is ready to send or receive data. The bus
master transmits (TX) a reset pulse (t
RSTL
, minimum 480 μs). The bus master then releases the line and
goes into receive mode (RX). The 1-Wire bus is pulled to a high state via the pull-up resistor. After
detecting the rising edge on the data pin, the DS2406 waits (t
PDH
, 15-60 μs) and then transmits the
presence pulse (t
PDL
, 60-240 μs).
INITIALIZATION PROCEDURE “RESET AND PRESENCE PULSES”
Figure 14
MASTER TX
"RESET PULSE"
V
PULLUP
V
PULLUP MIN
V
IH MIN
RESISTOR
MASTER
DS2406
MASTER RX "PRESENCE PULSE"
480 μs
≤
t
RSTL
<
∞
*
480 μs
≤
t
RSTH
<
∞
(includes recovery time)
15 μs
≤
t
PDH
< 60 μs
60
≤
t
PDL
< 240 μs
V
IL MAX
0V
t
RSTH
t
RSTL
t
PDH
t
PDL
t
R
*
In order not to mask interrupt signaling by other devices on the 1-Wire bus, t
RSTL
+ t
R
should
always be less than 960 μs. In a parasitically powered environment t
RSTL
should be limited to
maximum 5 ms. Otherwise the DS2406 may perform a power-on reset.
READ/WRITE TIME SLOTS
The definitions of write and read time slots are illustrated in Figure 15. The master initiates all time slots
by driving the data line low. The falling edge of the data line synchronizes the DS2406 to the master by
triggering an internal delay circuit. During write time slots, the delay circuit determines when the DS2406
will sample the data line. For a read data time slot, if a “0” is to be transmitted, the delay circuit
determines how long the DS2406 will hold the data line low. If the data bit is a “1”, the DS2406 will not
hold the data line low at all.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2406V | Dual Addressable Switch Plus 1K-Bit Memory |
| DS2406X | Dual Addressable Switch Plus 1K-Bit Memory |
| DS2407 | Dual Addressable Switch Plus 1K.Bit Memory |
| DS2407P | Dual Addressable Switch Plus 1K.Bit Memory |
| DS2407T | Dual Addressable Switch Plus 1K.Bit Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2406V | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Dual Addressable Switch Plus 1K-Bit Memory |
| DS2406X | 功能描述:接口 - 專用 RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59 |
| DS2407 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Dual Addressable Switch Plus 1K.Bit Memory |
| DS2407FP000 | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,407,3P250V |
| DS2407MP000 | 制造商:Thomas & Betts 功能描述:200A,PLG,3P4W,MG,407,3P250V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。