- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376803 > DM93L00 PDF資料下載
參數(shù)資料
| 型號(hào)： | DM93L00 |
| 文件頁(yè)數(shù)： | 65/158頁(yè) |
| 文件大?。?/td> | 2668K |
| 代理商： | DM93L00 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)當(dāng)前第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
9334/DM9334
8-Bit Addressable Latch
General Description
The DM9334 is a high speed 8-bit Addressable Latch de-
signed for general purpose storage applications in digital
systems. It is a multifunctional device capable of storing
single line data in eight addressable latches, and being a
one-of-eight decoder and demultiplexer with active level high
outputs. The device also incorporates an active level low
common clear for resetting all latches, as well as an active
level low enable.
The DM9334 has four modes of operation which are shown
in the mode selection table. In the addressable latch mode,
data on the data line (D) is written into the addressed latch.
The addressed latch will follow the data input with all
non-addressed latches remaining in their previous states. In
the memory mode, all latches remain in their previous state
and are unaffected by the data or address inputs.
In the one-of-eight decoding or demultiplexing mode, the ad-
dressed output will follow the state of the D input with all
other inputs in the low state. In the clear mode all outputs are
low and unaffected by the address and data inputs.
When operating the device as an addressable latch, chang-
ing more than one bit of the address could impose a tran-
sient wrong address. Therefore, this should only be done
while in the memory mode.
The function tables summarize the operation of the product.
Features
n
Common clear
n
Easily expandable
n
Random (addressable) data entry
n
Serial to parallel capability
n
8 bits of storage/output of each bit available
n
Active high demultiplexing/decoding capability
n
Alternate Military/Aerospace device (9334) is available.
Contact a Fairchild Semiconductor Sales
Office/Distributor for specifications.
Connection Diagram
Dual-In-Line Package
DS006609-1
Order Number 9334DMQB, 9334FMQB, DM9334J or DM9334N
See Package Number J16A, N16E or W16A
March 1998
9
1998 Fairchild Semiconductor Corporation
DS006609
www.fairchildsemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM93L01 | |
| DM93L08 | |
| DM93L09 | |
| DM93L10 | |
| DM93L12 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM93L01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| DM93L08 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| DM93L09 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| DM93L10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| DM93L12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。