參數(shù)資料
型號(hào): DM93L00
文件頁(yè)數(shù): 106/158頁(yè)
文件大小: 2668K
代理商: DM93L00
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)當(dāng)前第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
Functional Description
The 93L10 counts modulo-10 in the BCD (8421) sequence.
From state 9 (HLLH) it increments to state 0 (LLLL). The
93L16 counts modulo-16 in binary sequence. From state 15
(HHHH) it increments to state 0 (LLLL). The clock inputs of
all flip-flops are driven in parallel through a clock buffer.
Thus all changes of the Q outputs (except due to Master
Reset) occur as a result of, and synchronous with, the LOW-
to-HIGH transition of the CP input signal. The circuits have
four fundamental modes of operation, in order of prece-
dence: asynchronous reset, parallel load, count-up and
hold. Four control inputsDMaster Reset (MR), Parallel En-
able (PE), Count Enable Parallel (CEP) and Count Enable
Trickle (CET)Ddetermine the mode of operation, as shown
in the Mode Select Table. A LOW signal on MR overrides all
other inputs and asynchronously forces all outputs LOW. A
LOW signal on PE overrides counting and allows informa-
tion on the Parallel Data (P
n
) inputs to be loaded into the
flip-flops on the next rising edge of CP. With PE and MR
HIGH, CEP and CET permit counting when both are HIGH.
Conversely, a LOW signal on either CEP or CET inhibits
counting.
The 93L10 and 93L16 contain masterslave flip-flops which
are ‘‘next-state catching’’ because of the JK feedback. This
means that when CP is LOW, information that would change
the state of a flip-flop, whether from the counting logic or
the parallel entry logic if either mode is momentarily en-
abled, enters the master and is locked in. Thus to avoid
inadvertently changing the state of a master latch, and the
subsequent transfer of the erroneous information to the
slave when the clock rises, it is necessary to insure that
neither the counting mode, nor the parallel entry mode is
momentarily enabled while CP is LOW.
The Terminal Count (TC) output is HIGH when CET is HIGH
and the counter is in its maximum count state (9 for the
decade counters, 15 for the binary countersDfully decoded
in both types). To implement synchronous multistage coun-
ters, the TC outputs can be used with the CEP and CET
inputs in two different ways. These two schemes are shown
in Figures a and b. The TC output is subject to decoding
spikes due to internal race conditions and is therefore not
recommended for use as a clock or asynchronous reset for
flip-flops, counters or registers. If a decade counter is preset
to an illegal state, or assumes an illegal state when power is
applied, it will return to the normal sequence within two
counts, as shown in the state diagrams.
MULTISTAGE COUNTING
The ‘10/‘16 counters may be cascaded to provide multi-
stage synchronous counting. Two methods commonly used
to cascade these counters are shown in Figures a and b.
In multistage counting, all less significant stages must be at
their terminal count before the next more significant counter
is enabled. The ‘10/‘16 internally decodes the terminal
count condition and ‘‘ANDs’’ it with the CET input to gener-
ate the terminal count (TC) output. This arrangement allows
one to perform series enabling by connecting the TC output
(enable signal) to the CET input of the following stage, Fig-
ure a. The setup requires very few interconnections, but has
the following drawback: since it takes time for the enable to
ripple through the counter stages, there is a reduction in
maximum counting speed. To increase the counting rate, it
is necessary to decrease the propagation delay of the TC
signal, which is done in the second method.
The scheme illustrated inFigure b permits multistage count-
ing, limited by the fan-out of the terminal count. The CEP
input of the ‘10/‘16 is internally ‘‘ANDed’’ with the CET input
and as a result, both must be HIGH for the counter to be
enabled. The CET inputs are connected as before except
for the second stage. There the CET input is left floating and
is therefore HIGH. Also, all CEP inputs are connected to the
terminal output of the first stage. The advantage of this
method is best seen by assuming all stages except the sec-
ond and last are in their terminal condition. As the second
stage advances to its terminal count, an enable is allowed
to trickle down to the last counter stage, but has the full
cycle time of the first counter to reach it. Then as the TC of
the first stage goes active (HIGH), all CEP inputs are activat-
ed, allowing all stages to count on the next clock.
4
相關(guān)PDF資料
PDF描述
DM93L01
DM93L08
DM93L09
DM93L10
DM93L12
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM93L01 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
DM93L08 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
DM93L09 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
DM93L10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
DM93L12 制造商:未知廠家 制造商全稱:未知廠家 功能描述: