參數(shù)資料
型號(hào): DLPC200ZEWT
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PBGA780
封裝: PLASTIC, FBGA-780
文件頁(yè)數(shù): 16/42頁(yè)
文件大?。?/td> 937K
代理商: DLPC200ZEWT
0-505 bytes
1 byte
Header
Data
Checksum
CMD4
1 byte
Len_LSB
1 byte
Len_MSB
1 byte
CMD3
1 byte
CMD2
1 byte
CMD1
1 byte
www.ti.com
DLPS014B – APRIL 2010 – REVISED DECEMBER 2010
USB Interface
The USB Interface consists of a single chip integrated USB 2.0 tranceiver, smart SIE, and enhance 8051
microprocessor running at 48 MHz (nominal) that support USB 2.0.
Bus Protocol
USB is a polled bus. The host controller (typically at PC) initiates all data transfers. Each transaction begins
when the PC sends a packet. Communications will always be through the bulk transfer mode and 512 bytes of
data are always written/read at a time. The packet consists of the following:
Header (6 bytes)
Data (505 bytes)
Checksum (1 byte)
The USB device that is addressed selects itself by decoding the appropriate address fields. The direction of data
transfer, either read or write, is specified in the packet header. The source of the transaction then sends a data
packet or indicates it has no data to transfer. At the end of either a single packet transfer or a multi-packet
transfer, the destination responds with a handshake packet indicating whether the transfer was successful.
Packet header consists of a
CMD1 - indicates if packet is write/write response or read/read response
CMD2 - groups major functions together
CMD3 - provides more information about packet grouping defined in CMD2
CMD4 - used to indicate location of data in a multi-packet transfer
Len_MSB:Len_LSB - valid number of bytes of data transfered in packet data
Figure 5. USB Data Packet
As discussed above, the header describes whether the data transaction will be a read or write and designates
the data endpoint. The data portion of the packet carries the payload and is followed by an handshaking
mechanism, checksum, that reports if the data was received successfully, or if the endpoint is stalled or not
available to accept data.
USB READ INTERFACE TIMING REQUIREMENTS
PARAMETER
MIN
Typ
MAX
UNIT
tCL
1/CLKOUT Frequency
20.8
ns
tAV
Delay from clock to valid address
10.7
ns
tSTBL
Clock to USB_RDY0 LOW
11
ns
tSTBH
Clock to USB_RDY0 HIGH
11
ns
tSCSL
Clock to USB_PA02 LOW
13
ns
tDSU
Data setup to clock
9.6
ns
tDH
Data hold time
0
ns
tACC1
valid USB_PA04 to valid USB_FDC
43
ns
Copyright 2010, Texas Instruments Incorporated
23
Product Folder Link(s): DLPC200
相關(guān)PDF資料
PDF描述
DLV-2.5/7-1.8/7-D12TSNI 2-OUTPUT 30 W DC-DC REG PWR SUPPLY MODULE
DLV-3.3/6-2.5/7-D24TSI 2-OUTPUT 30 W DC-DC REG PWR SUPPLY MODULE
DLV-2.5/7-1.8/7-D48T 2-OUTPUT 30 W DC-DC REG PWR SUPPLY MODULE
DLV-2.5/7-1.8/7-D12T 2-OUTPUT 30 W DC-DC REG PWR SUPPLY MODULE
DLV-2.5/7-1.8/7-D12N 2-OUTPUT 30 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DLPC2607ZVB 功能描述:Digital Controller IC Image Processing and Control 176-DLP (7x7) 制造商:texas instruments 系列:- 包裝:散裝 零件狀態(tài):有效 類型:數(shù)字控制器 應(yīng)用:圖像處理和控制 安裝類型:表面貼裝 封裝/外殼:176-VFBGA 供應(yīng)商器件封裝:176-DLP(7x7) 標(biāo)準(zhǔn)包裝:260
DLPC300ZVB 功能描述:顯示驅(qū)動(dòng)器和控制器 0.3 WVGA Dig Controller RoHS:否 制造商:Panasonic Electronic Components 工作電源電壓:2.7 V to 5.5 V 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Reel
DLPC3430CZVBR 功能描述:IC DLP CTLR DLP2010 DMD 176NFBGA 制造商:texas instruments 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 顯示類型:DLP 配置:- 接口:I2C 數(shù)字或字符:- 電流 - 電源:- 電壓 - 電源:1.1V 工作溫度:-30°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:176-VFBGA 供應(yīng)商器件封裝:176-NFBGA(7x7) 標(biāo)準(zhǔn)包裝:1
DLPC3430ZVBR 功能描述:IC CTRLR DGRL DPP3430 176DLP 制造商:texas instruments 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 顯示類型:DLP 配置:- 接口:I2C 數(shù)字或字符:- 電流 - 電源:- 電壓 - 電源:1.1V 工作溫度:-30°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:176-VFBGA 供應(yīng)商器件封裝:176-DLP(7x7) 標(biāo)準(zhǔn)包裝:1
DLPC3433CZVB 功能描述:IC DLP CTLR DLP3010 DMD 176NFBGA 制造商:texas instruments 系列:- 包裝:托盤 零件狀態(tài):有效 顯示類型:DLP 配置:- 接口:I2C 數(shù)字或字符:- 電流 - 電源:- 電壓 - 電源:1.1V 工作溫度:-30°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:176-VFBGA 供應(yīng)商器件封裝:176-NFBGA(7x7) 標(biāo)準(zhǔn)包裝:260