- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378536 > DDC114YH-7 (DIODES INC) NPN PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR PDF資料下載
參數(shù)資料
| 型號： | DDC114YH-7 |
| 廠商： | DIODES INC |
| 元件分類： | 功率晶體管 |
| 英文描述： | NPN PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
| 中文描述： | 70 mA, 50 V, 2 CHANNEL, NPN, Si, SMALL SIGNAL TRANSISTOR |
| 封裝： | GREEN, PLASTIC PACKAGE-6 |
| 文件頁數(shù)： | 21/30頁 |
| 文件大?。?/td> | 389K |
| 代理商： | DDC114YH-7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
""#
SBAS255A JUNE 2004 REVISED NOVEMBER 2004
www.ti.com
21
DATA FORMAT (FORMAT)
The serial output data is provided in an offset binary code
as shown in Table 9. The digital input pin FORMAT selects
how many bits are used in the output word. When
FORMAT is high (1), 20 bits are used. When FORMAT is
low (0), the lower 4 bits are truncated so that only 16 bits
are used. Note that the LSB size is 16 times bigger when
FORMAT = 0. An offset is included in the output to allow
slightly negative inputs, from board leakages for example,
from clipping the reading. This offset is approximately
0.4% of the positive fullscale.
Table 9. Ideal Output Code
(1)
vs Input Signal
INPUT
SIGNAL
IDEAL OUTPUT CODE
FORMAT = HIGH
(1)
IDEAL OUTPUT CODE
FORMAT = LOW
(0)
≥
100% FS
1111 1111 1111 1111 1111
1111 1111 1111 1111
0.001531% FS
0000 0001 0000 0001 0000
0000 0001 0000 0001
0.001436% FS
0000 0001 0000 0000 1111
0000 0001 0000 0000
0.000191% FS
0000 0001 0000 0000 0010
0000 0001 0000 0000
0.000096% FS
0000 0001 0000 0000 0001
0000 0001 0000 0000
0% FS
0000 0001 0000 0000 0000
0000 0001 0000 0000
0.3955% FS
(1)Excludes the effects of noise, INL, offset, and gain errors.
0000 0000 0000 0000 0000
0000 0000 0000 0000
DATA RETRIEVAL
In both the continuous and non-continuous modes of
operation, the data from the last conversion is available for
retrieval on the falling edge of DVALID (see Figure 21 and
Table 10, on page 22). Data is shifted out of the falling
edge of the data clock, DCLK. Make sure not to retrieve
data around while CONV changes as this can introduce
noise. Stop activity on DCLK at least 10
μ
s before or after
a CONV transition.
Setting the FORMAT pin = 0 (16-bit output word) will
reduce the time needed to retrieve data by 20% since there
are fewer bits to shift out. This can be useful in
multichannel systems requiring only 16 bits of resolution.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DDC1250 | Converter IC |
| DDC4563-24 | SILICON DETECTOR DIODE |
| DDC9 | Converter IC |
| DDCDAC87-CBI-V | 12-Bit Digital-to-Analog Converter |
| DDCDAC87-CBI-V-883B | 12-Bit Digital-to-Analog Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DDC114YH-7-F | 制造商:Diodes Incorporated 功能描述:TRANS DGTL BJT NPN 100MA 6PIN SOT-563 - Tape and Reel |
| DDC114YK | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:NPN PRE-BIASED SMALL SIGNAL SOT-26 DUAL SURFACE MOUNT TRANSISTOR |
| DDC114YK-7 | 制造商:Diodes Incorporated 功能描述:TRANS DGTL BJT NPN 100MA 6PIN SOT-26 - Tape and Reel |
| DDC114YK-7-F | 制造商:Diodes Incorporated 功能描述:PREBIASED TRANSISTOR SOT-26 R1<>R2 NPN 300MW 10KOHMS 47KOHMS - Tape and Reel |
| DDC114YU | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:NPN PRE-BIASED SMALL SIGNAL SOT-363 DUAL SURFACE MOUNT TRANSISTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。