- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17065 > DC790A (Linear Technology)BOARD DELTA SIGMA ADC LTC2439-1 PDF資料下載
參數(shù)資料
| 型號： | DC790A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 7/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2439-1 |
| 軟件下載： | QuikEval System |
| 設計資源： | DC790A Design File DC790A Schematic |
| 標準包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 6.8 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2439-1 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC2439-1CGN#PBF-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1IGN#PBF-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1CGN#TRPBF-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1IGN#TRPBF-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1CGN-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1IGN-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1IGN#TR-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1CGN#TR-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2439-1
15
24391fa
APPLICATIO S I FOR ATIO
WU
UU
Figure 6. External Serial Clock, Single Cycle Operation
EOC
BIT 18
SDO
SCK
(EXTERNAL)
CS
(1)
(0)
EN
SGL
A2
A1
A0
ODD/
SIGN
SDI
DON’T CARE
TEST EOC
LBS
MSB
SIG
BIT 0
BIT 6
BIT 14
BIT 13
BIT 12
BIT 11
BIT 15
BIT 16
BIT 17
SLEEP
DATA OUTPUT
CONVERSION
24391 F05
CONVERSION
Hi-Z
TEST EOC
VCC
FO
REF+
REF–
CH0
CH7
CH8
CH15
COM
SCK
SDI
SDO
CS
GND
919
11
12
21
28
1
8
10
18
17
15
16
20
REFERENCE
VOLTAGE
0.1V TO VCC
ANALOG
INPUTS
1
F
2.7V TO 5.5V
LTC2439-1
4-WIRE
SPI INTERFACE
DON’T CARE
TEST EOC
(OPTIONAL)
= EXTERNAL CLOCK SOURCE
= INTERNAL OSC/SIMULTANEOUS
50Hz/60Hz REJECTION
(0)
is seen while CS is LOW. The input data is then shifted in
via the SDI pin on the rising edge of SCK (including the
first rising edge) and the output data is shifted out of the
SDO pin on each falling edge of SCK. This enables
external circuitry to latch the output on the rising edge of
SCK. EOC can be latched on the first rising edge of SCK
and the last bit of the conversion result can be latched on
the 19th rising edge of SCK. On the 19th falling edge of
SCK, the device begins a new conversion. SDO goes HIGH
(EOC = 1) indicating a conversion is in progress.
At the conclusion of the data cycle, CS may remain LOW
and EOC monitored as an end-of-conversion interrupt.
Alternatively, CS may be driven HIGH setting SDO to Hi-Z.
As described above, CS may be pulled LOW at any time in
order to monitor the conversion status.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
CS HIGH anytime between the first rising edge and the19th
falling edge of SCK, see Figure 7. On the rising edge of CS,
the device aborts the data output state and immediately
initiates a new conversion. If the device has not finished
loading the last input bit A0 of SDI by the time CS is pulled
HIGH, the address information is discarded and the previ-
ous address is kept. This is useful for aborting an invalid
conversion cycle or synchronizing the start of a conversion.
External Serial Clock, 3-Wire I/O
This timing mode utilizes a 3-wire serial I/O interface. The
conversion result is shifted out of the device by an exter-
nally generated serial clock (SCK) signal, see Figure 8. CS
may be permanently tied to ground, simplifying the user
interface or isolation barrier.
The external serial clock mode is selected at the end of the
power-on reset (POR) cycle. The POR cycle is concluded
typically 1ms after VCC exceeds approximately 2V. The
level applied to SCK at this time determines if SCK is
internal or external. SCK must be driven LOW prior to the
end of POR in order to enter the external serial clock timing
mode.
Since CS is tied LOW, the end-of-conversion (EOC) can be
continuously monitored at the SDO pin during the convert
and sleep states. EOC may be used as an interrupt to an
external controller indicating the conversion result is
ready. EOC = 1 while the conversion is in progress and
EOC = 0 once the conversion ends. On the falling edge of
EOC, the conversion result is loaded into an internal static
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD5535EBZ | BOARD EVALUATION FOR AD5535 |
| SDR0403-390KL | INDUCTOR POWER 39UH 0.59A 0403 |
| EBA22DRMD | CONN EDGECARD 44POS .125 SQ WW |
| EVAL-AD5757SDZ | BOARD EVAL FOR AD5757 |
| EVAL-AD5760SDZ | BOARD EVAL FOR AD5760SDZ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC798B | 功能描述:BOARD DELTA SIGMA ADC LTC2480 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC-7G3EWA | 制造商:Kingbright Corporation 功能描述:Red/Green 10-seg LED lightbar, DC-7G3EWA |
| DC7G3HWA | 功能描述:LED條和陣列 7GR 3RED BARGRAFT 10 SEGMENT RoHS:否 制造商:Avago Technologies 產(chǎn)品:LED Light Bars 照明顏色:Red 光強度:45 mcd 封裝:Tube |
| DC-7G3HWA | 制造商:Kingbright Corporation 功能描述: |
| DC7K67J/4LR61 | 制造商:Duracell 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。