參數(shù)資料
型號: DAC8408AT
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: Quad 8-Bit Multiplying CMOS D/A Converter with Memory
中文描述: QUAD, PARALLEL, 8 BITS INPUT LOADING, 0.19 us SETTLING TIME, 8-BIT DAC, CDIP28
封裝: CERDIP-28
文件頁數(shù): 9/16頁
文件大小: 217K
代理商: DAC8408AT
DAC8408
–9–
REV. A
Figure 4. Equivalent DAC Circuit (AII Digital Inputs LOW)
DIGIT AL SE CT ION
Figure 5 shows the digital input/output structure for one bit.
T he digital WR,
WR
, and
RD
controls shown in the figure are
internally generated from the external A/
B
, R/
W
,
DS1
, and
DS2
signals. T he combination of these signals decide which DAC is
selected. T he digital inputs are CMOS inverters, designed such
that T T L input levels (2.4 V and 0.8 V) are converted into
CMOS logic levels. When the digital input is in the region of 1.2 V
to 1.8 V, the input stages operate in their linear region and draw
current from the +5 V supply (see T ypical Supply Current vs.
Logic Level curve on page 6). It is recommended that the digital
input voltages be as close to V
DD
and DGND as is practical in
order to minimize supply currents. T his allows maximum sav-
ings in power dissipation inherent with CMOS devices. T he
three-state readback digital output drivers (in the active mode)
provide T T L-compatible digital outputs with a fan-out of one
T T L load. T he three state digital readback leakage-current is
typically 5 nA.
Figure 5. Digital Input/Output Structure
INT E RFACE LOGIC SE CT ION
DAC Operating Modes
All DACs in HOLD MODE.
DAC A, B, C, or D individually selected (WRIT E MODE).
DAC A, B, C, or D individually selected (READ MODE).
DACs A and C simultaneously selected (WRIT E MODE).
DACs B and D simultaneously selected (WRIT E MODE).
DAC Selection:
Control inputs,
DS1
,
DS2
, and A/
B
select
which DAC can accept data from the input port (see Mode Se-
lection T able).
Mode Selection:
Control inputs
DS
and R/
W
control the oper-
ating mode of the selected DAC.
Write Mode:
When the control inputs
DS
and R/
W
are both
low, the selected DAC is in the write mode. T he input data
latches of the selected DAC are transparent, and its analog out-
put responds to activity on the data inputs DB0–DB7.
Hold Mode:
T he selected DAC latch retains the data that was
present on the bus line just prior to
DS
or R/
W
going to a high
state. All analog outputs remain at the values corresponding to
the data in their respective latches.
Read Mode:
When
DS
is low and R/
W
is high, the selected
DAC is in the read mode, and the data held in the appropriate
latch is put back onto the data bus.
MODE SE LE CT ION T ABLE
Control Logic
DS1
DS2
A/
B
R/
W
Mode
DAC
L
L
H
H
L
L
H
H
L
L
H
L
L
H
H
L
L
H
H
L
L
L
L
H
L
L
H
L
H
L
H
L
H
L
H
L
X
H
L
L
L
L
L
H
H
H
H
L
L
X
H
H
WRIT E
WRIT E
WRIT E
WRIT E
READ
READ
READ
READ
WRIT E
WRIT E
HOLD
HOLD
HOLD
A
B
C
D
A
B
C
D
A&C
B&D
A/B/C/D
A/B/C/D
A/B/C/D
L = Low State, H = High State, X = Irrelevant
相關(guān)PDF資料
PDF描述
DAC8408BT Quad 8-Bit Multiplying CMOS D/A Converter with Memory
DAC8408ET Quad 8-Bit Multiplying CMOS D/A Converter with Memory
DAC8408FP Quad 8-Bit Multiplying CMOS D/A Converter with Memory
DAC8408FPC Quad 8-Bit Multiplying CMOS D/A Converter with Memory
DAC8408FS Quad 8-Bit Multiplying CMOS D/A Converter with Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC8408AT/883 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter
DAC8408AT/883C 功能描述:數(shù)模轉(zhuǎn)換器- DAC QUAD 8-BIT CMOS DAC-LEV.B RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC8408AT2 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 8-Bit Multiplying CMOS D/A Converter with Memory
DAC8408BIET 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
DAC8408BIGP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: