- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376563 > DAC8248FW (PRECISION MONOLITHICS INC) Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | DAC8248FW |
| 廠商： | PRECISION MONOLITHICS INC |
| 元件分類： | DAC |
| 英文描述： | Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter |
| 中文描述： | 12-BIT DAC, CDIP24 |
| 文件頁(yè)數(shù)： | 11/16頁(yè) |
| 文件大小： | 350K |
| 代理商： | DAC8248FW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
DAC8248
–11–
REV. B
AUT OMAT IC DAT A T RANSFE R MODE
Data may be transferred automatically from the input register to
the DAC register. T he first cycle loads the first data byte into
the input register; the second cycle loads the second data byte
and simultaneously transfers the full 12-bit data word to the
DAC register. It takes four cycles to load and transfer two com-
plete digital words for both DAC’s, see Figure 4 (Four Cycle
Update T iming Diagram) and the Mode Selection T able.
ST ROBE D DAT A T RANSFE R MODE
Strobed data transfer allows the full 12-bit digital word to be
loaded into the input registers and transferred to the DAC regis-
ters at a later time. T his transfer mode requires five cycles: four
to load two new data words into both DACs, and the fifth to
transfer all data into the DAC registers. See Figure 5 (Five Cycle
Update T iming Diagram) and the Mode Selection T able.
Strobed data transfer separating data loading and transfer op-
erations serves two functions: the DAC output updating may be
more precisely controlled, and multiple DACs in a multiple
DAC system can be updated simultaneously.
RE SE T
T he DAC8248 comes with a
RESET
pin that is useful in system
calibration cycles and/or during system power-up. All registers
are reset to zero when
RESET
is low, and latched at zero on the
rising edge of the
RESET
signal when
WRITE
is high.
INT E RFACE CONT ROL LOGIC
T he DAC8248’s control logic is shown in Figure 6. T his cir-
cuitry interfaces with the system bus and controls the DAC
functions.
Figure 6. Input Control Logic
MODE SE LE CT ION T ABLE
DIGIT AL INPUT S
RE GIST E R ST AT US
DAC A
DAC
MSB
Register
DAC B
Input Register
LSB
Input Register
LSB
DAC
Register
DAC A
/B
WR
LSB
/MSB
RESET
LDAC
MSB
L
L
L
L
H
H
H
H
X
X
X
X
L
L
L
L
L
L
L
L
H
H
X
H
L
L
H
H
L
L
H
H
X
X
X
X
H
H
H
H
H
H
H
H
H
H
L
g
H
L
H
L
H
L
H
L
H
L
X
X
WR
WR
LAT
LAT
LAT
LAT
LAT
LAT
LAT
LAT
ALL REGIST ERS ARE RESET T O ZEROS
ZEROS ARE LAT CHED IN ALL REGIST ERS
LAT
LAT
WR
WR
LAT
LAT
LAT
LAT
LAT
LAT
LAT
WR
LAT
WR
LAT
WR
LAT
WR
LAT
WR
LAT
LAT
LAT
LAT
WR
WR
LAT
LAT
LAT
LAT
LAT
LAT
LAT
LAT
LAT
LAT
WR
WR
LAT
LAT
LAT
WR
LAT
WR
LAT
WR
LAT
WR
LAT
WR
L = Low, H = High, X = Don’t Care, WR = Registers Being Loaded, LAT = Registers Latched.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC8248HP | Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter |
| DAC8248HS | Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter |
| DAC8400 | Octal 8-Bit Cmos D/A Converter(八路8位D/A轉(zhuǎn)換器) |
| DAC8408AT | Quad 8-Bit Multiplying CMOS D/A Converter with Memory |
| DAC8408BT | Quad 8-Bit Multiplying CMOS D/A Converter with Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC8248GBC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| DAC8248GP | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter |
| DAC8248GPZ | 功能描述:IC DAC 12BIT DUAL W/BUFF 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| DAC8248HP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DAC8248HS | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。